

Distributed control for a modular multilevel converter

Yang, Shunfeng; Tang, Yi; Wang, Peng

2017

Yang, S., Tang, Y., & Wang, P. (2018). Distributed control for a modular multilevel converter. IEEE Transactions on Power Electronics, 33(7), 5578-5591. doi:10.1109/TPEL.2017.2751254

<https://hdl.handle.net/10356/90250>

<https://doi.org/10.1109/TPEL.2017.2751254>

© 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. The published version is available at:
<https://doi.org/10.1109/TPEL.2017.2751254>

Downloaded on 27 Aug 2022 01:30:05 SGT

Distributed Control for a Modular Multilevel Converter

Shunfeng Yang, *Student Member IEEE*, Yi Tang, *Member IEEE*, and Peng Wang, *Senior Member IEEE*

Abstract—Conventional centralized control strategies may reduce the flexibility and expandability of a Modular Multilevel Converter (MMC) system. To tackle this issue, this paper proposes a distributed control architecture that is capable of assigning certain control tasks to distributed local controllers and improves the modularity of an MMC system. A central controller dealing with the output current regulation based on sensed arm currents is adopted. The control of MMC internal dynamics and the pulse-width modulation (PWM) generation are distributed into local controllers. Unlike the conventional MMC control that needs all sub-module capacitor voltages for capacitor voltage averaging, the proposed capacitor voltage control only relies on local sub-module voltage measurement. Consequently, communication-intensive capacitor voltage transmission in each control cycle is not required and the communication burden of the control system can be significantly reduced. The control loops and possible control conflicts among sub-modules are presented and considered for system stability analysis. The effectiveness of the proposed distributed control architecture and capacitor voltage control for an MMC are confirmed by the start-up, steady state, and transient experimental results.

Index Terms—Modular Multilevel Converter, distributed control strategy, capacitor voltage control.

I. INTRODUCTION

MODULAR Multilevel Converter (MMC) is one of the promising topologies in recent years for medium or high voltage industrial applications, such as high-voltage DC transmission (HVDC) [1], medium voltage variable speed drives [2] and static synchronous compensators [3]. The wide adoption of MMCs in the industry is mainly due to its modularity, flexible expandability, transformer-less configuration, common DC bus, high reliability from redundancy, etc. However, most of the MMCs discussed in existing literature are operated with highly centralized control strategies for multiple control objectives such as output voltage or current regulation, sub-module capacitor voltage averaging and balancing, and circulating ripple current suppression or injection [4-7]. Such centralized control strategies [8-11], whose typical structure is presented in Fig. 1, limit the modularity and expandability of the overall MMC system in terms of software development. In those control strategies, all the measurements and controls are centralized in a controller (DSP), and the gating signals are generated by FPGA modules. The computational

burden is heavy and the execution time might be not sufficient in each control cycle if all tasks are centralized into a single digital controller, especially in an MMC with a large number of sub-modules. Therefore, it is beneficial and preferable to investigate distributed control architectures for MMC systems in order to distribute computation burden to different digital controllers and improve the system modularity.

Distributed control structures for MMC systems gradually attract the attention of researchers in recent years. Two different Ethernet-based protocols, distributed PWM generation and voltage balancing control are discussed in [12], where the communication delay and distributed control loop stability are investigated. A resampled uniform PWM strategy that can be applied in MMC distributed control systems is introduced in [13]. The distributed PWM carrier synchronization technique for local controllers based on EtherCAT distributed clock mechanism is exclusively addressed in [14]. A distributed control system with reduced data transmission from the central controller to local controllers is discussed in [15]. A distributed control method for an MMC based on CAN bus communication is proposed in [16]. However, the control strategy in [16] is only capable for MMCs with a low number of sub-modules. A comprehensive explanation and implementation of a control scheme based on hierarchical control units for different control tasks are reported in [17], which is complex in coordinating different control tasks if a large number of sub-modules are connected in each arm. All of the MMC distributed control architectures discussed in literature so far employ a central controller to process the tasks such as output power control, sub-module capacitor voltage averaging, differential current regulation, and system level protections. Other tasks, e.g. sub-module capacitor voltage measurement, capacitor voltage balancing, PWM generation and local protections, are distributed into local controllers. It's worth emphasizing that the capacitor voltage control and balancing are important tasks for the stable operation of MMCs, which have attracted considerable research interests in recent years. A capacitor voltage balancing method for a $\pm 350\text{kV}/1000\text{MW}$ MMC is presented in [18], where a Balancing Adjusting Number is introduced into the sorting-based capacitor voltage balancing algorithm for a relatively low switching frequency. In order to




Fig. 1. Centralized control structure for MMCs.

Manuscript received November 30, 2016; revised April 22, 2017 and June 27, 2017; accepted August 31, 2017. This work was conducted with support from the National Research Foundation (NRF) Singapore under the Corp Lab@University Scheme. (Corresponding author: Yi Tang)

The authors are with the School of Electrical and Electronic Engineering, Nanyang Technological University, 639798, Singapore. (e-mail: syang012@e.ntu.edu.sg; yitang@ntu.edu.sg; epwang@ntu.edu.sg)

reduce the switching losses of the MMCs in high power applications, an alternating number controller is designed in [19] to make a trade-off between the switching losses and the effectiveness of the capacitor voltage balancing algorithm. By evaluating the charging capabilities of the driving pulses, the capacitor voltage balancing with fundamental sorting frequency is achieved in [20]. In [21], the capacitor average voltage is regulated according to the energy decomposition of the arms, and the capacitor voltage within each arm is balanced using a sorting algorithm after the modulation. More capacitor voltage balancing methods based on the various sorting algorithms have been discussed in [22-24]. The sorting algorithm based capacitor voltage balancing methods are more suitable for a centralized control system that requires high computational capability and the awareness of all capacitor voltages. The gating signals for the sub-modules have to be selected based on the sorting results in the same controller. Therefore, the sorting-based capacitor voltage balancing methods are rarely discussed in the literature of distributed control strategies. On the other hand, methods similar to the active-control-based capacitor voltage control and balancing methods with phase-shifted PWM scheme discussed in [8, 25, 26] are generally adopted in MMC distributed control strategies [12-14, 16]. It should be noted that the sub-module capacitor voltage controls are divided into different parts and separately implemented in the central and local controllers in existing distributed control strategies. In order to implement the capacitor voltage averaging, the central controller in existing distributed control has to be aware of all sub-module capacitor voltages, which requires the voltages measured by local controllers to be sent to the central controller through a communication network. In the case of an MMC system with considerable sub-modules, the communication load is quite high if all the sub-module capacitor voltages are transmitted to the central controller. Therefore, the baud rate of the communication network has to be high enough for fast closed-loop controls. Otherwise, the control bandwidth has to be decreased by increasing the period of control cycle to ensure that all the tasks can be executed within each control cycle [12].

In this paper, a novel distributed control architecture for an MMC system is proposed, in order to make the signals and data transmission required by real-time controls independent of the number of sub-modules in the MMC while all control objectives are properly achieved. This control architecture still consists of a central controller and local controllers. Only arm current measurements, output power control, and system level protection are implemented in the central controller. The local controllers take care of the internal dynamics controls, i.e. complete sub-module capacitor voltage control and differential current regulation, PWM generation, and local protection. Capacitor voltage control loops are elaborately designed so that the individual sub-module capacitor voltage can be properly governed without knowing the capacitor voltages in other sub-modules. By adopting the capacitor voltage control proposed in this paper, no capacitor voltage transmission through the communication network is required in each control cycle. Therefore, the information exchanging among central and local controllers is significantly decreased, which greatly reduces the communication burden and the baud rate requirement of the communication network. The modularity

and expandability of the MMC are also improved as the software development for the proposed distributed control strategy can be more modularized and simpler for implementation, compared to existing distributed control strategies. All the control loops are analyzed and the controller parameters are designed with the consideration of system stability. The disturbances introduced by other sub-modules are taken into account while analyzing the stability of the individual average capacitor voltage control loop. The proposed distributed control strategy is applicable even the carrier frequency is around 100 Hz. The effectiveness of the proposed distributed control strategy is verified experimentally on an MMC prototype in the laboratory. The experimental results confirm that the MMC operates properly and stably under the proposed distributed control strategy in the start-up, steady state and step change operations.

II. PROPOSED DISTRIBUTED CONTROL STRATEGY AND IMPLEMENTATION

The structure of the proposed distributed control strategy for the MMC is illustrated in Fig. 2, where the control tasks are assigned to different controllers, i.e. a central controller and local controllers located in sub-modules. The central controller mainly coordinates and manages the overall operation of the MMC, while each local controller deals with the internal dynamics and immediate protection of the corresponding sub-module. With the local controllers and the proposed distributed control, the MMC sub-modules can be more modularized in terms of software implementation. Necessary information is exchanged between the central and local controllers through a communication network. The complexity of implementing and managing a communication-based distributed control strategy is reduced, making it convenient to be extended to MMCs with a higher number of sub-modules.

A. Allocation of control tasks

System level control tasks are assigned to the central controller to coordinate the operation of the MMC at a higher level. The output power and current controls are implemented in the central controller with measured arm currents, DC bus and load/grid voltages within each control cycle. The capacitor voltage level and the power balance between the DC and AC




Fig. 2. Proposed distributed control structure for MMCs.

sides of the MMC are also considered in the central controller. System level protections, such as monitoring the sub-module status, are implemented in the central controller as well.

The most significant improvement of the proposed control strategy is that the internal dynamics control loops, including average capacitor voltage control, differential current regulation, and capacitor voltage balancing, are completely distributed into local controllers, without knowing the capacitor voltages in other sub-modules that are necessary for conventional control strategies. Such a distributed control with only local information will greatly reduce the communication loads within each control cycle and the time required for communication. Each local controller measures the capacitor voltage of the corresponding sub-module at each sampling instance for the distributed voltage control tasks. Sub-module protections, e.g. over-voltage, under-voltage and fault protections [17], are implemented in local controllers to protect the sub-modules immediately once abnormal conditions of the sub-modules are detected. The gating signals for switching devices in each sub-module are generated by the corresponding local controller based on individual modulation signal.

The comparison of the control tasks allocation and the signals required for real-time controls in the existing and proposed distributed control strategies are visually presented in Fig. 3, where the sub-modules in the upper and lower arms in the same phase leg are simply labeled as SM_1 to SM_{2N} for convenience. The dashed arrowed lines in Fig. 3 represent the signals transmitted through the communication network for real-time control. The number of signals for each arrowed line is directly marked in Fig. 3. As shown in Fig. 3 (b), the internal dynamics controls, including capacitor voltage controls and differential current regulation, are completely assigned to local controllers in the proposed strategy. Only two signals (u_c^* and u_{Ck}) are required by the capacitor average voltage control in the local controller in Fig. 3 (b), while $2N+1$ signals (u_c^* and $u_{C1} \sim$

u_{C2N}) are needed in existing distributed control strategies. Therefore, the number of signals required by the capacitor average voltage control in the proposed strategy is significantly reduced and no longer depends on the number of sub-modules. The capacitor voltage transmission is not necessary for real-time control in the proposed control strategy, which is beneficial to the control system implementation and the communication network design.

B. PS-PWM and synchronization

The phase-shifted PWM (PS-PWM) scheme [27-29] is adopted for the proposed distributed control. A phase-shifted triangular carrier is generated in each local controller. The phase displacements of triangular carriers are calculated based on the number of sub-modules in each arm and assigned to the local controllers when the MMC is initialized after powering up. However, such phase displacements will possibly shift due to the difference of internal oscillators of the local controllers from the manufacturing tolerances, which leads to the distorted output voltage waveform. Therefore, all the local controllers have to be synchronized to the time base of the central controller to generate the desired PS-PWM signals. Since the PWM carrier synchronization is not the main focus of this paper, a similar method as introduced in [30, 31] can be adopted. A synchronization pulse or command is sent by the central controller every a certain period of time to re-synchronize PWM carriers of local controllers.

C. Tasks execution sequence and communication

The task execution time sequences of the proposed and existing distributed control strategies are presented in Fig. 4, where it can be seen that the most significant difference between these two strategies is the capacitor voltage transmission through the communication network. In existing distributed control, the communication bus and the execution time of the central controller would be mostly occupied by the




Fig. 3. Signals required by the MMC real-time controls: (a) Existing distributed control strategy; (b) Proposed distributed control strategy.

capacitor voltage updating, especially when a large number of sub-modules are employed in the MMC system. In other words, the communication burden is approximately proportional to the number of sub-modules. Consequently, a trade-off between the control bandwidth (switching and sampling frequency) and the communication network baud rate is required due to the large communication load and delays caused by the communication.

On the other hand, no capacitor voltages transmission is required in each control cycle for the proposed control, and the execution burden is independent of the number of sub-modules. The communication network as well as the controllers are in the idle state in most of the time in each control cycle and can be used for other tasks such as system status monitoring and protection. At the beginning of each control cycle, a start message (St) is sent by the central controller (CC) to synchronize and trigger the analog-to-digital conversion (ADC) of local controllers (LCs). After the measurements, the central controller calculates the references and sends the information required to local controllers. With received data, the local controllers perform the MMC internal dynamics controls and generate the gating signals for switching devices based on calculated modulation index and PS-PWM scheme.

The communication messages are designed accordingly to execute the tasks shown in Fig. 4 (b) with minimum information exchanging for real-time control with relatively high bandwidth. The output voltage reference u_o^* , the capacitor voltage reference u_c^* , $i_{diff_DC}^*$, output current phase angle and differential current are required in each control cycle and shared by all local controllers in the same phase leg. One message containing those data, which conveys adequate information for the real-time control in local controllers, can be broadcasted by the central controller through the communication network in each control cycle. Some other messages are designed for the overall operation of the MMC as well. The synchronization message is broadcasted by the central controller every NT_s seconds, where T_s is the sampling

interval. After receiving the synchronization message, local controllers reset their carrier phase angles to the initial values. Each sub-module updates its status and capacitor voltage by request for system monitoring and status display purposes. If there is any abnormal sub-module status detected by the corresponding local controller, the necessary protection actions, e.g. bypassing the faulty sub-module, can be executed locally and a warning message with the fault code is immediately sent out to inform the central controller for further decision making.

III. DISTRIBUTED CONTROL LOOPS DESIGN AND ANALYSIS

A. Mathematical model of the MMC

The basic structure and operation principles of an MMC have been extensively explained in the literature [6, 8, 32] and will not be discussed in this paper. A single-phase MMC based inverter system shown in Fig. 5 is adopted in this paper to demonstrate the proposed distributed control strategy. This distributed control is applicable in three-phase grid-connected cases with modified output current controls in the central controller and the same internal dynamics controls in local controllers. There are N sub-modules connected in series in the upper and lower arms respectively. Each arm is equipped with an arm inductor L_{arm} . An equivalent resistor R_{arm} is employed in each arm to represent the losses on the semiconductors, equivalent series resistance (ESR) in C_{SM} and L_{arm} , etc. The output terminals of the MMC, which are located at the middle points of the two arms and DC bus capacitors, are connected to the load represented by a voltage source u_{load} via an inductor L_o .

If the output voltage and current of the MMC are well regulated, they can be expressed as

$$\begin{cases} u_o = U_o \sin(\omega_o t) \\ i_o = I_o \sin(\omega_o t + \phi_o) \end{cases} \quad (1)$$

where U_o and I_o are the amplitudes of u_o and i_o respectively, ω_o refers to the fundamental angular frequency in radian per second, and ϕ_o stands for the phase displacement between the output voltage and current. The differential current in the phase leg is defined as

$$i_{diff} = I_{DC} + i_{cir} \quad (2)$$

where I_{DC} is a DC current that maintains the power balance between the DC and AC sides of the MMC [2], and i_{cir} is the circulating current ripple which is dominated by the 2nd order harmonic [5, 6, 33]. Assuming the harmonics in the differential current have been completely suppressed as in [28, 33, 34], the




Fig. 4. Time sequence of tasks in each control cycle of: (a) Existing distributed control; (b) Proposed distributed control.




Fig. 5. Structure of a single phase MMC based inverter.

2) Sub-module capacitor voltage control:

The control of sub-module capacitor voltage of the MMC is an important and unavoidable task that attracts a lot of research interests [8, 21-24]. As introduced in Section II.A, the task of capacitor voltage governing is completely distributed to local controllers with very limited information, while all the control objectives in conventional control strategies have to be still achieved. Different voltage control loops have to be particularly designed for sub-module capacitor voltage averaging and balancing. Taking the k^{th} sub-module in the upper arm as an example, the power flows through the capacitor can be calculated according to (1) – (6), as

$$P_{Cuk} = u_{Cuk} n_{uk} i_u = \bar{P}_{Cuk} + \text{AC terms} \quad (9)$$

Note that only the average power (DC components) in P_{Cuk} contributes to the capacitor voltage shifting, such average power can be used to adjust the average voltage across sub-module capacitors. The average power of the sub-module capacitor can be obtained as in (10).

a) Average capacitor voltage control:

This loop aims to control the average voltage in each sub-module according to the reference u_C^* given by the central controller. In conventional capacitor voltage averaging strategies [7-9], the average voltage in one phase leg is controlled with the help of a DC component in the differential current induced by U_{diff_DC} , with the awareness of the capacitor voltages in all sub-modules. In the proposed structure, the capacitor voltage might be easily unstable by simply distributing the PI controller used in conventional voltage controls into local controllers, due to the control conflict among different sub-modules in one phase leg. Therefore, a new voltage control strategy is designed to maintain the mean value of the capacitor voltage in each sub-module.

As analyzed in [41], the average capacitor voltage is usually selected as $u_C = U_{DC}/N$ in most applications, by simultaneously inserting N sub-modules into one phase leg, for the sake of the capability to generate the maximum output voltage. In fact, such average capacitor voltage in one phase leg can be, ideally, regulated as U_{DC}/N_{eq} by changing the equivalent number of sub-modules inserted into the phase leg N_{eq} . The average voltage control loop is illustrated in Fig. 7, where the equilibrium average capacitor voltage is U_{DC}/N and a feedforward path is designed to implement the average voltage control by adjusting N_{eq} . The proposed feedforward path can be expressed as

$$G_{feedfwd} = \frac{1}{2} \left(1 - \frac{U_{DC}}{Nu_C^*} \right) \quad (11)$$

where the coefficient 1/2 is adopted because the equivalent numbers of sub-modules inserted in the upper and lower arms

are equally adjusted. In addition, a proportional (P) controller is employed to fine-tune the average capacitor voltage in individual sub-module and compensate the voltage deviation caused by losses, etc. This P controller is disabled whenever i_o^* is zero, and the sub-module capacitor average voltage is then only regulated by the feedforward path in this case.

b) Capacitor voltage balancing:

The voltage control strategy introduced in the previous subsection cannot guarantee the capacitor voltage balance during the operation of the MMC, which might lead to the instability of the overall system. Since the DC side current I_{DC} will affect all sub-module capacitor voltages in the phase leg, the AC side active power is utilized to control the individual sub-module capacitor voltage. An AC component with fundamental frequency is intentionally added to the modulation signal of individual sub-module to generate a controllable active power. The modulation signals are modified as

$$\begin{cases} n_{uk} = \frac{1}{2} - \frac{u_o^* + u_{buk}^*}{2} - u_{diffuk}^* \\ n_{lk} = \frac{1}{2} + \frac{u_o^* + u_{blk}^*}{2} - u_{difflk}^* \end{cases} \quad (12)$$

where u_{buk}^* and u_{blk}^* are the capacitor voltage balancing signals for the k^{th} sub-module in the upper and lower arms respectively. $u_{diffuk}^* = u_{difflk}^*$ is assumed in the analysis. Taking the upper arm as an example, u_{buk}^* can be expressed as

$$u_{buk}^* = U_{buk}^* \sin(\omega_o t + \phi_b) \quad (13)$$

The average power of the k^{th} sub-module capacitor in the upper arm is derived according to (1), (3), (5), (6) and (12) as in (14), where the last three terms on the right-hand side are introduced by the capacitor balancing strategy. Among them, $U_C I_o U_{buk}^* \cos(\phi_b - \phi_o)/8$ is obviously the most dominant term since the average voltage across the sub-module capacitor is normally much larger compared to the amplitudes of voltage ripples. Therefore, the capacitor balancing loop is most effective if $\phi_b = \phi_o$ is selected. As illustrated in Fig. 7, the amplitude of u_{buk}^* is generated by a P controller according to the capacitor voltage tracking error. The output of the P controller is multiplied by $\sin(\omega_o t + \phi_o)$ to generate u_{buk}^* having the same phase angle as the output current. $u_{buk}^* = 0$ if the output current is set to be zero, which is reasonable as the sub-module capacitor voltages are generally stable if there is no power drawn from the MMC by the loads.

3) Modulation signals generation:

The outputs of the controllers for the MMC output current and internal dynamics regulation are combined based on (12) to generate the modulation signals for each sub-module, as shown in Fig. 7. The PS-PWM scheme is adopted to generate the

$$\begin{aligned} \bar{P}_{Cuk} = & \left[\frac{U_C}{2} - \frac{U_o U_{C_{-1}} \cos(\phi_{C_{-1}})}{2U_{DC}} - \frac{U_{C_{-2}} U_{diff_2} \cos(\phi_o - \phi_{diff_2})}{2U_{DC}} - \frac{U_{diff_DC} U_C}{U_{DC}} \right] I_{DC} \\ & - \left[\frac{U_C U_o \cos(\phi_o)}{U_{DC}} - \left(\frac{1}{2} - \frac{U_{diff_DC}}{U_{DC}} \right) U_{C_{-1}} \cos(\phi_o - \phi_{C_{-1}}) - \frac{U_{C_{-1}} U_{diff_2} \sin(\phi_{diff_2} - \phi_{C_{-1}} - \phi_o)}{2U_{DC}} \right] \frac{I_o}{4} \end{aligned} \quad (10)$$

$$\bar{P}_{Cuk} = \text{Equation (10)} - \left[\frac{U_C I_o \cos(\phi_b - \phi_o)}{8} + \frac{U_{C_{-1}} I_{DC} \cos(\phi_{C_{-1}} - \phi_b)}{4} + \frac{U_{C_{-2}} I_o \sin(\phi_b)}{16} \right] U_{buk}^* \quad (14)$$

TABLE I. PARAMETERS OF THE MMC SYSTEM

Parameters	Values
DC bus voltage: U_{DC}	240 V
DC bus capacitance: C_{DC}	4.4 mF
Output inductance: L_o	0.7 mH
Load Resistance: R_l	10 Ω
Rated output frequency: f_o	50 Hz
No. of SM in each arm: N	3
Arm inductance: L_{arm}	5 mH
Arm resistance: R_{arm}	0.025 Ω
SM capacitance: C_{SM}	940 μ F
Carrier frequency: f_c	2 kHz

gating signals for switching devices, as introduced in Section II.B.

IV. CASE STUDY AND CONTROLLER PARAMETERS DESIGN

The key parameters of the single phase MMC system shown in Fig. 5 are listed in TABLE I. Three sub-modules are connected in series in each arm. As the equivalent switching frequency of the MMC is $6f_c = 12$ kHz [8, 27, 28], the sampling frequency is designed to be $f_s = 12$ kHz and the control system is synchronized with it, having a period of $T_s = 1/f_s$. The resistor R_l and inductance L_o are regarded as an inductive-resistive load for the MMC in this paper.

A. Phase-shifted PWM implementation and digital control system delay analysis

The phase-shifted PWM scheme for the MMC is implemented in local controllers, whose principle is illustrated in Fig. 8. Three triangular carriers $c1$, $c2$ and $c3$ are respectively generated in the three local controllers in the same arm. The phase angles of the carriers are shifted by $2\pi/3$ radian from each other. The carriers in the upper and lower arms have the same phase angles to generate $2N+1$ output voltage levels when N is an odd number [27, 28]. All the sampling instances are synchronized based on the message sent from the central controller in every control cycle. The duty cycle of each sub-module is updated at the instances that the corresponding carrier reaches the period and zero. Note that the output and differential currents can be adjusted by switching action of any sub-module in the same phase leg so that the equivalent switching frequency of the current control loops is correspondingly $f_s = 2Nf_c$. Equivalently, the current measurements are executed at each sampling instance and the duty cycles calculated based on these measurements for current regulation are updated at the next sampling instance, which introduces T_s seconds computational delay. In addition, the PWM can be regarded as a Zero-Order-Holder (ZOH) for the reference and will introduce $0.5T_s$ PWM delay into the current control loops [36, 42]. Therefore, $1.5 T_s$ digital control delay exists in current control loops.

In contrast, the digital control delay in the capacitor voltage control loops is different from that of the current control loops, since the capacitor voltage is adjusted by the local controller and switching actions in individual sub-module. Taking sub-module 1 as an example, the time sequence for the voltage control is illustrated in Fig. 9. The capacitor voltage is sampled

at the $(3k-1)^{th}$ sampling instance and the corresponding reference is calculated in this sampling interval. At the next sampling instance (the k^{th} duty cycle updating instance of sub-module 1 as well), the reference calculated in the last sampling interval is used to update the duty cycle of sub-module 1. The updated duty cycle will be held for the next three sampling intervals ($3T_s$) and an average $1.5T_s$ PWM delay is consequently introduced due to the equivalent ZOH with a sampling period of $3T_s$. Thus, a total $2.5T_s$ digital control delay has to be taken into account while designing the capacitor voltage control loop.

B. Current control loops analysis and parameters design

According to the discussion in Section III, the output and differential current control loops can be depicted in Fig. 10, where the sampling frequencies of all samplers are set to be $f_s = 12$ kHz. The open-loop transfer functions of these two current control loops can be derived according to the block diagrams in Fig. 10, as




Fig. 8. Phase-shifted PWM scheme.




Fig. 9. Illustration of the digital control delay in voltage control loops.




Fig. 10. Block diagrams of: (a) Output current control loop; (b) Differential current control loop.




Fig. 11. Bode diagrams of: (a) Output current control loop with different $K_{P_{io}}$; (b) Differential current control loop with different $K_{P_{idiff}}$.

$$\begin{cases} G_{i_{o_op}}(z) = G_{PR_{i_o}}(z)z^{-1}Z_{\text{ZOH}}\left(\frac{1}{sL_o + R_l}\right) \\ G_{i_{diff_op}}(z) = G_{PR_{i_{diff}}}(z)z^{-1}Z_{\text{ZOH}}\left(\frac{1}{sL_{arm} + R_{arm}}\right) \end{cases} \quad (15)$$

In practice, a minimum phase margin of 45° is required to ensure the stability of a feedback control system [43]. The Bode diagrams of $G_{i_{o_op}}(z)$ shown in Fig. 11 (a) indicate that $K_{P_{io}}=15$ provides relatively high open-loop controller gain with a phase margin of 45.8° , which guarantees the fast response and the stability of the output current control loop. The resonant gain $K_{R_{i_o}}$ is set to be 400 to obtain a high magnitude peak at the fundamental frequency 50 Hz, providing satisfactory output current regulation. Similarly, proportional gain of $G_{i_{o_op}}(z)$ can

be selected as $K_{P_{idiff}} = 25$ with the consideration of excellent current regulation and system stability (phase margin 52.8°). The resonant gain is set to be 500 to compensate the second-order harmonics at 100 Hz.

C. Average capacitor voltage control loop analysis and parameters design

The average capacitor voltage control block diagram for the k^{th} sub-module, which can be derived according to Fig. 7, is shown in Fig. 12 (a). The sampling frequency for voltage and current quantities measurements is f_s while the sampling frequency of the sampler representing the PWM action is f_c . Note that the references i_{diffk}^* and u_{diffk}^* of the k^{th} sub-module are different from the ones in other sub-modules because of the individual average capacitor voltage control. There might be control conflicts among sub-modules, e.g. one sub-module requires higher differential current to increase its capacitor voltage while another sub-module is trying to reduce the current to decrease its own capacitor voltage. Such control conflicts from other sub-modules are modeled as voltage disturbances $D(s)$ to the capacitor voltage of sub-module k , as shown in Fig. 12 (a). The MAF(z) term stands for a moving average filter with a 0.02-second time window, whose z -domain transfer function can be denoted as

$$\text{MAF}(z) = \frac{1 + z^{-1} + \dots + z^{1-0.02/T_s}}{0.02/T_s} \quad (16)$$

Since u_c^* and $i_{diff_DC}^*$ are generally set to be constant in the steady state operation, the feedforward path for the average voltage control, as well as the $i_{diff_DC}^*$ term, are ignored while designing the proportional controller gain $K_{P_{uc_ave}}$, as shown in Fig. 12 (b). $G_{idiff_cl}(z)$ refers to the closed-loop transfer function for differential current regulation, which can be written as

$$G_{i_{diff_cl}}(z) = \frac{G_{i_{diff_op}}(z)}{1 + G_{i_{diff_op}}(z)} \quad (17)$$

The plant of the average capacitor voltage control loop is discretized by a ZOH with a sampling interval of $3T_s$. As aforementioned, such ZOH will introduce a $1.5T_s$ seconds delay into the voltage control loop. The open-loop transfer function derived from Fig. 12 (b) is expressed as

$$G_{u_{c_ave_op}}(z) = \text{MAF}(z)K_{P_{uc_ave}}(1 - G_{i_{diff_cl}}(z))z^{-1} \times \text{ZOH} \left[\frac{1}{(sL_{arm} + R_{arm})sC_{SM}} \right]_{3T_s} \quad (18)$$




Fig. 12. Block diagrams for the average voltage control: (a) Actual block diagram; (b) Simplified block diagram in z -domain.




Fig. 13. Bode diagram of $G_{uc_ave_op}(z)$.




Fig. 14. Magnitude-frequency characteristics of the right-hand side of inequality (21).

The proportional gain of the average voltage control loop is selected as $K_{P_{uc_ave}} = 0.07$ for a phase margin of 49.4° . It should be noted that the control conflict among different sub-modules in the same phase leg has to be taken into account to ensure the overall system stability. The disturbances introduced by control loops in other sub-modules to the capacitor voltage of the k^{th} sub-module can be derived as

$$D_k(z) = \frac{\sum_{i \neq k}^N (u_{Ci}^* - u_{Ci}) K_{P_{uc_ave}} K_{P_{i_diff}}}{2N^2} \leq \frac{(N-1) K_{P_{uc_ave}} K_{P_{i_diff}} \max(|e_{u_{Ci}}|)}{2N^2} \quad (19)$$

where $e_{u_{Ci}}$ is the error of the capacitor voltage in the i^{th} sub-module that is one of the N sub-modules inserted in the MMC. The closed-loop transfer function from $D_k(z)$ to u_{Ck} can be derived as

$$\frac{u_{Ck}}{D_k(z)} = \frac{1}{1 + G_{uc_ave_op}(z)} \quad (20)$$

Substituting (19) into (20)




Fig. 17. Bode diagram of the open-loop transfer function of the capacitor voltage balancing loop.

$$\frac{u_{Ck}}{\max(|e_{u_{Ci}}|)} \leq \frac{(N-1) K_{P_{uc_ave}} K_{P_{i_diff}}}{2N^2 [1 + G_{uc_ave_op}(z)]} \quad (21)$$

The bode diagram of (21) depicted in Fig. 14 shows that the disturbances can be well damped if $K_{P_{uc_ave}} = 0.07$ is selected, since the magnitude characteristics of the right-hand side of equation (21) are always below 0 dB at all frequencies.

D. Capacitor voltage balancing control loop analysis and parameters design

Ignoring the voltage ripples across the sub-module capacitor, the block diagram of the capacitor voltage balancing loop for the k^{th} sub-module discussed in Section III.C can be found in Fig. 15, where the signs of terms containing $\sin(\omega_o t + \phi_o)$ are '-' for sub-modules in the upper arm and '+' for sub-modules in the lower arm. According to the previous analysis, only the DC components in the capacitor current i_C contribute to the shifting of the capacitor voltage, while the AC terms in i_C introduce voltage ripples across the capacitor. Consequently, the block diagram of the capacitor voltage balancing loop can be simplified as in Fig. 16, where U_{bk}^* refers to the amplitude of u_{bk}^* , I_{Ck} and U_{Ck} stand for the DC components of the capacitor current and voltage respectively.

It should be noted that the gain of the capacitor voltage balancing loop is proportional to the amplitude of the output current I_o , and higher I_o leads to less phase margin for the system stability with the same $K_{P_{uc_bal}}$. Therefore, the controller gain is designed under the condition that the MMC is operated with its designed maximum output current, i.e. $I_o = 12$ A. Based on the Bode diagram shown in Fig. 17, $K_{P_{uc_bal}} = 4$ is accordingly selected for sufficient phase margin in the entire operation range of the MMC.




Fig. 15. Block diagram of capacitor voltage balancing loop.




Fig. 16. Simplified block diagram of capacitor voltage balancing loop.




Fig. 18. Simulated waveforms of the MMC with different carrier frequencies: (a) $f_c = 100$ Hz; (b) $f_c = 125$ Hz; (c) $f_c = 175$ Hz.

E. Effectiveness of the proposed distributed control strategy with low carrier frequency

The carrier frequency $f_c = 2$ kHz is adopted in the case study to achieve a higher equivalent switching frequency with three sub-modules in each arm. In fact, the switching frequency of the semiconductors can be as low as around 100 Hz [25, 44] in MMCs with a large number of sub-modules in high power applications. Therefore, the effectiveness of the proposed control loops with low carrier frequencies around 100 Hz is investigated in the Piecewise Linear Electrical Circuit Simulation (PLECS) software. 24 sub-modules are adopted in the simulation so that the equivalent switching frequency of the MMC is relatively high even with low carrier frequencies. The simulation results are presented in Fig. 18, where the waveforms of i_o and i_{diff} are scarcely affected by the low semiconductor switching frequencies. On the other hand, the capacitor voltage waveforms are significantly influenced if the carrier frequency is 100 Hz. Although the capacitor voltage is not perfectly balanced in Fig. 18 (a), all the capacitor voltages converge around the set point 80 V with limited ripples, which guarantees the stable operation of the MMC. The capacitor voltage waveforms are much improved and better balanced if the carrier frequency is increased to 125 Hz, and the capacitor voltages can be well balanced if the carrier frequency is 175 Hz, as illustrated in Fig. 18 (b) and (c). The simulation results confirm the effectiveness of the proposed distributed control when the sub-module carrier frequency is around 100 Hz.

V. EXPERIMENTAL RESULTS

The performance of the MMC under the proposed distributed control strategy in steady state and transients are validated experimentally on the single-phase MMC inverter shown in Fig. 5, whose detailed parameters are listed in TABLE I.

A. MMC start-up process and voltage regulation with zero output current

The start-up process of the MMC is illustrated in following experiments to verify the effectiveness of the capacitor voltage regulation. The sub-module capacitor voltage should be automatically charged to, ideally, $U_{DC}/2N$ through the body diode of switching devices if the MMC is connected to the DC bus without any switching action. The sub-module capacitor voltages in the start-up process are depicted in Fig. 19. After activating the switching devices, the capacitor voltage is initially set to be 50 V and then ramp up to 80 V (U_{DC}/N) with a

rate of 40 V/s until t_1 , which represents the end of the start-up process. It can be seen in the voltage curves in Fig. 19 that the capacitor voltage is unavoidably unbalanced due to the parameters difference among sub-module capacitors if no voltage balancing control is applied. After the start-up process, the capacitor voltage reference is intentionally set to be 88 V ($1.1U_{DC}/N$) and 72 V ($0.9U_{DC}/N$) respectively to demonstrate that the capacitor average voltage can be regulated according to the references.

B. Steady-state performance

The steady-state performance of the MMC under the proposed distributed control is presented in this set of




Fig. 19. Sub-module capacitor voltages during the MMC start-up process with zero output current.





Fig. 20. Voltage and current waveforms of the MMC during the steady-state operation: (a) Arm currents, differential current, output voltage and current; (b) Capacitor voltages.

experiments. Fig. 20 shows the voltage and current waveforms of the MMC in steady-state operation, where the amplitude of the output current is set to be 9 A. A seven-level output voltage is generated and the output current tracks its reference accurately. The second-order harmonics in i_{diff} is effectively suppressed with the help of the resonant controller, leaving a DC component in the differential current with negligible ripples. Moreover, the sub-module capacitor voltages are well balanced by the proposed voltage control strategy. The system works stably under the distributed control in steady-state.

C. Dynamic response

The dynamic responses of the MMC during large current reference and capacitor average voltage reference step changes are studied in the following experiments. In the first set of experiments, the performance of the MMC under the proposed distributed control during output current step changes is evaluated. In Fig. 21, the output current of the MMC is initially




Fig. 21. Voltage and current waveforms of the MMC when i_o^* changes from 3 A to 9 A: (a) Arm currents, differential current, output voltage and current; (b) Capacitor voltages.




Fig. 22. Voltage and current waveforms of the MMC when i_o^* changes from 9 A to 3 A: (a) Arm currents, differential current, output voltage and current; (b) Capacitor voltages.

set to be 3 A and then steps to 9 A at 0 s, while the waveforms when the output current changes from 9 A to 3 A are depicted in Fig. 22. The experimental results show that the MMC system is stable during large output current step changes. The output current tracks its reference rapidly with smooth transients and the DC component in the differential current is accordingly increased or decreased for the power balancing between the input and output sides of the MMC. The capacitor voltages shown in Fig. 21 (b) and Fig. 22 (b) converge to the set point 80 V during the output current step changes.

In the other set of experiments, the proposed control strategy is evaluated when there is a capacitor voltage reference step change. The voltage and current waveforms of the MMC are depicted in Fig. 23, where the capacitor voltage reference is changed from 70 V to 90 V at 0 s. After the capacitor voltage reference step change, the DC component of the differential current is increased to charge the capacitors according to the capacitor average voltage and differential current control loops. The capacitor voltages are well-balanced and the average voltage of all capacitors in the phase leg follows the reference within three fundamental periods without severe transients. The experimental results confirm the effectiveness of the proposed distributed control during capacitor voltage step changes.

D. Effectiveness of the capacitor voltage balancing

The effectiveness of the voltage balancing control loop is illustrated in this set of experiments, whose results are presented in Fig. 24. After the capacitor voltage balancing controller being disabled at 3 s, the capacitor voltages start to diverge from the set point 80 V. It can be seen that the capacitor voltages of sub-modules in the upper and lower arms are unequally distributed as well. The overall system tends to be unstable because of capacitor voltage divergence without the voltage balancing control loop. The capacitor voltages converge within about 0.1 s after the voltage balancing is enabled again at 5 s. During the entire process, no severe disturbance introduced by the unbalanced sub-module capacitor voltage is observed in the voltage and current waveforms of the MMC.




Fig. 23. Voltage and current waveforms of the MMC during capacitor voltage step change: (a) Arm currents, differential current, output voltage and current; (b) Capacitor voltages.




Fig. 24. Illustration of the effectiveness of the capacitor voltage balancing: (a) Arm currents, differential current, output voltage and current; (b) Capacitor voltages.

VI. CONCLUSION

In this paper, a novel distributed control architecture is proposed to improve the modularity of an MMC system, with additional advantages such as less information exchanging and reduced communication burden. One central controller is used to perform the output current regulation and system-level operations, while the MMC internal dynamics control, PWM signal generation, and local-level protections are distributed into local controllers. The voltage control loops in each local controller are designed to govern the capacitor voltage with only local information. This avoids the capacitor voltage transmission in each control cycle, which contributes to significantly reduced information exchanging through the communication network and less execution time required. The more modularized control architecture design makes it more flexible and convenient while applying the control strategy in MMCs with different numbers of sub-modules. The controller parameters are selected based on the control loops analysis and system stability considering the disturbances from other sub-modules. The effectiveness of the proposed distributed control strategy is experimentally verified on a prototype in the laboratory. The results confirm that the MMC system under the proposed distributed control operates properly and stably in steady-state and during large step changes, with well-regulated and balanced capacitor voltages.

REFERENCES

- [1] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, "Modular Multilevel Converters for HVDC Applications: Review on Converter Cells and Functionalities," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 18-36, Jan. 2015.
- [2] M. Hagiwara, K. Nishimura, and H. Akagi, "A Medium-Voltage Motor Drive With a Modular Multilevel PWM Inverter," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1786-1799, Jul. 2010.
- [3] H. P. Mohammadi, and M. T. Bina, "A Transformerless Medium-Voltage STATCOM Topology Based on Extended Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. 26, no. 5, pp. 1534-1545, May. 2011.
- [4] L. Harnefors, A. Antonopoulos, S. Norrga, L. Angquist, and H. P. Nee, "Dynamic Analysis of Modular Multilevel Converters," *IEEE Trans. Ind. Electron.*, vol. 60, no. 7, pp. 2526-2537, Jul. 2013.
- [5] Q. Song, W. H. Liu, X. Q. Li, H. Rao, S. K. Xu, and L. C. Li, "A Steady-State Analysis Method for a Modular Multilevel Converter," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 3702-3713, Aug. 2013.
- [6] K. Ilves, A. Antonopoulos, S. Norrga, and H. P. Nee, "Steady-State Analysis of Interaction Between Harmonic Components of Arm and Line Quantities of Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 57 - 68, Jan. 2012.
- [7] S. Yang, P. Wang, Y. Tang, M. A. Zagrodnik, X. Hu, and T. K. Jet, "Circulating Current Suppression in Modular Multilevel Converters with Even-Harmonic Repetitive Control," *IEEE Trans. Ind. Appl.*, vol. PP, no. 99, pp. 1-1, 2017.
- [8] M. Hagiwara, and H. Akagi, "Control and Experiment of Pulsewidth-Modulated Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. 24, no. 7, pp. 1737-1746, Jul. 2009.
- [9] L. L. He, K. K. Zhang, J. J. Xiong, and S. S. Fan, "A Repetitive Control Scheme for Harmonic Suppression of Circulating Current in Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 471-481, Jan. 2015.
- [10] W. Yang, Q. Song, and W. Liu, "Decoupled Control of Modular Multilevel Converter based on Intermediate Controllable Voltages," *IEEE Trans. Ind. Electron.*, vol. 63, no. 8, pp. 4695-4706, Aug. 2016.
- [11] S. Yang, P. Wang, and Y. Tang, "Feedback Linearization Based Current Control Strategy for Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. PP, no. 99, pp. 1-1, Feb. 2017.
- [12] S. Huang, R. Teodorescu, and L. Mathe, "Analysis of communication based distributed control of MMC for HVDC," in *Power Electronics and Applications (EPE), 2013 15th European Conference on*, 2013, pp. 1-10.
- [13] H. Shaojun, L. Mathe, and R. Teodorescu, "A new method to implement resampled uniform PWM suitable for distributed control of modular multilevel converters," in *Industrial Electronics Society, IECON 2013 - 39th Annual Conference of the IEEE*, 2013, pp. 228-233.
- [14] P. D. Burlacu, L. Mathe, and R. Teodorescu, "Synchronization of the distributed PWM carrier waves for modular multilevel converters," in *2014 International Conference on Optimization of Electrical and Electronic Equipment (OPTIM)*, 2014, pp. 553-559.
- [15] L. Mathe, P. D. Burlacu, and R. Teodorescu, "Control of a Modular Multilevel Converter With Reduced Internal Data Exchange," *IEEE Trans. Ind. Informat.*, vol. 13, no. 1, pp. 248-257, Feb. 2017.
- [16] A. The, C. Bruening, and S. Dieckerhoff, "CAN-based distributed control of a MMC optimized for low number of submodules," in *2015 IEEE Energy Conversion Congress and Exposition (ECCE)*, 2015, pp. 1590-1594.
- [17] Y. Zhou, D. Jiang, P. Hu, J. Guo, Y. Liang, and Z. Lin, "A Prototype of Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3267-3278, Jul. 2014.
- [18] Z. Li, F. Gao, F. Xu, X. Ma, Z. Chu, P. Wang, R. Gou, and Y. Li, "Power Module Capacitor Voltage Balancing Method for a ± 350 -kV/1000-MW Modular Multilevel Converter," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 3977-3984, Jun. 2016.
- [19] Y. Luo, Z. Li, L. Xu, X. Xiong, Y. Li, and C. Zhao, "An Adaptive Voltage Balancing Method for High-Power Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. PP, no. 99, pp. 1-1, May. 2017.
- [20] H. Peng, R. Xie, W. K. Y. Deng, X. He, and R. Zhao, "A Capacitor Voltage Balancing Method with Fundamental Sorting Frequency for Modular Multilevel Converters under Staircase Modulation," *IEEE Trans. Power Electron.*, vol. 31, no. 11, pp. 7809 - 7822, Nov. 2016.
- [21] M. A. Perez, R. Lizana, S. Bernet, J. R. Espinoza, and J. Rodriguez, "Control of Arm Capacitor Voltages in Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1774-1784, Feb. 2016.
- [22] D. Siemaszko, "Fast Sorting Method for Balancing Capacitor Voltages in Modular Multilevel Converters," *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 463-470, Jan. 2015.
- [23] K. Ilves, L. Harnefors, S. Norrga, and H. P. Nee, "Predictive Sorting Algorithm for Modular Multilevel Converters Minimizing the Spread in

the Submodule Capacitor Voltages,” *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 440-449, Jan. 2015.

- [24] F. J. Deng, and Z. Chen, “A Control Method for Voltage Balancing in Modular Multilevel Converters,” *IEEE Trans. Power Electron.*, vol. 29, no. 1, pp. 66-76, Jan. 2014.
- [25] F. Sasongko, K. Sekiguchi, K. Oguma, M. Hagiwara, and H. Akagi, “Theory and Experiment on an Optimal Carrier Frequency of a Modular Multilevel Cascade Converter With Phase-Shifted PWM,” *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3456-3471, May. 2016.
- [26] K. Sekiguchi, P. Khamphakdi, M. Hagiwara, and H. Akagi, “A Grid-Level High-Power BTB (Back-To-Back) System Using Modular Multilevel Cascade Converters Without Common DC-Link Capacitor,” *IEEE Trans. Ind. Appl.*, vol. 50, no. 4, pp. 2648-2659, Jul. 2014.
- [27] B. Li, R. Yang, D. Xu, G. Wang, W. Wang, and D. Xu, “Analysis of the Phase-Shifted Carrier Modulation for Modular Multilevel Converters,” *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 297-310, Jan. 2015.
- [28] K. Ilves, L. Harnefors, S. Norrga, and H. Nee, “Analysis and Operation of Modular Multilevel Converters With Phase-Shifted Carrier PWM,” *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 268-283, Jan. 2015.
- [29] B. Wu, *High-power converters and AC drives*, Hoboken, N.J. Chichester: John Wiley distributor, 2006.
- [30] B. P. McGrath, D. G. Holmes, and W. Y. Kong, “A Decentralized Controller Architecture for a Cascaded H-Bridge Multilevel Converter,” *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1169-1178, Mar. 2014.
- [31] W. Y. Kong, D. G. Holmes, and B. P. McGrath, “Decentralized control of a cascaded H-Bridge multilevel converter,” in *2011 IEEE International Symposium on Industrial Electronics*, 2011, pp. 188-193.
- [32] A. Lesnicar, and R. Marquardt, “An innovative modular multilevel converter topology suitable for a wide power range,” in *Power Tech Conference Proceedings, 2003 IEEE Bologna*, 2003, p. 6 pp. Vol.3.
- [33] M. Zhang, L. Huang, W. Yao, and Z. Lu, “Circulating Harmonic Current Elimination of a CPS-PWM-Based Modular Multilevel Converter With a Plug-In Repetitive Controller,” *IEEE Trans. Power Electron.*, vol. 29, no. 4, pp. 2083-2097, Apr. 2014.
- [34] S. Li, X. Wang, Z. Yao, T. Li, and Z. Peng, “Circulating Current Suppressing Strategy for MMC-HVDC Based on Nonideal Proportional Resonant Controllers Under Unbalanced Grid Conditions,” *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 387-397, Jan. 2015.
- [35] X. Li, Q. Song, W. Liu, S. Xu, Z. Zhu, and X. Li, “Performance Analysis and Optimization of Circulating Current Control for Modular Multilevel Converter,” *IEEE Trans. Ind. Electron.*, vol. 63, no. 2, pp. 716-727, Feb. 2016.
- [36] D. Pan, X. Ruan, C. Bao, W. Li, and X. Wang, “Capacitor-Current-Feedback Active Damping With Reduced Computation Delay for Improving Robustness of LCL-Type Grid-Connected Inverter,” *IEEE Trans. Power Electron.*, vol. 29, no. 7, pp. 3414-3427, Jul. 2014.
- [37] J. Pou, S. Ceballos, G. Konstantinou, V. G. Agelidis, R. Picas, and J. Zaragoza, “Circulating Current Injection Methods Based on Instantaneous Information for the Modular Multilevel Converter,” *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 777-788, Feb. 2015.
- [38] K. Ilves, A. Antonopoulos, L. Harnefors, S. Norrga, L. Angquist, and H. P. Nee, “Capacitor voltage ripple shaping in modular multilevel converters allowing for operating region extension,” in *IECON 2011 - 37th Annual Conference on IEEE Industrial Electronics Society*, 2011, pp. 4403-4408.
- [39] A. Antonopoulos, L. Angquist, L. Harnefors, and H. Nee, “Optimal Selection of the Average Capacitor Voltage for Variable-Speed Drives With Modular Multilevel Converters,” *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 227 - 234, Jan. 2014.
- [40] J. Kolb, F. Kammerer, M. Gommeringer, and M. Braun, “Cascaded Control System of the Modular Multilevel Converter for Feeding Variable-Speed Drives,” *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 349 - 357, Jan. 2014.
- [41] L. He, K. Zhang, J. Xiong, S. Fan, and Y. Xue, “Low-frequency Ripple Suppression for Medium-Voltage Drives Using Modular Multilevel Converter with Full-Bridge Submodules,” *Emerging and Selected Topics in Power Electronics, IEEE Journal of*, vol. 4, no. 2, pp. 657-667, Jan. 2016.
- [42] S. Yang, P. Wang, Y. Tang, and L. Zhang, “Explicit Phase Lead Filter Design in Repetitive Control for Voltage Harmonic Mitigation of

VSI-based Islanded Microgrids,” *IEEE Trans. Ind. Electron.*, vol. 64, no. 1, pp. 817-826, Jan. 2017.

- [43] K. Warwick, *An introduction to control systems*, 2nd ed., Singapore: World Scientific, 1996.
- [44] P. Liu, Y. Wang, W. Cong, and W. Lei, “Grouping-Sorting-Optimized Model Predictive Control for Modular Multilevel Converter With Reduced Computational Load,” *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1896-1907, Mar. 2016.



Shunfeng Yang (S'15) received the B.Eng. and M.Sc. degrees in Electrical Engineering from Southwest Jiaotong University, Chengdu, China, in 2007 and 2010, respectively. Since 2014, he has been with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, working towards the Ph.D. degree. His research interests include power electronics, multi-level converters and converter control techniques.



Yi Tang (S'10-M'14) received the B.Eng. degree in electrical engineering from Wuhan University, Wuhan, China, in 2007 and the M.Sc. and Ph.D. degrees from the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, in 2008 and 2011, respectively. From 2011 to 2013, he was a Senior Application Engineer with Infineon Technologies Asia Pacific, Singapore. From 2013 to 2015, he was a Postdoctoral Research Fellow with Aalborg University, Aalborg, Denmark. Since March 2015,

he has been with Nanyang Technological University, Singapore as an Assistant Professor. He is the Cluster Director in advanced power electronics research program in the Energy Research Institute @ NTU (ERI@N).

Dr. Tang serves as an Associate Editor for the IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS. He received the Infineon Top Inventor Award in 2012.



Peng Wang (M'00-SM'11) received the B.Sc. degree from Xi'an Jiaotong University, Xian, China, in 1978, the M.Sc. degree from the Taiyuan University of Technology, Taiyuan, China, in 1987, and the M.Sc. and Ph.D. degrees in power engineering from the University of Saskatchewan, Saskatoon, SK, Canada, in 1995 and 1998, respectively.

He is currently a Professor with the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore.