EDA for IC Implementation, Circuit Design, and Process Technology

Edited by

Louis Scheffer

Cadence Design Systems San Jose, California, U.S.A.

Luciano Lavagno

Cadence Berkeley Laboratories

Berkeley, California, U.S.A.

Grant Martin

Tensilica Inc. Santa Clara, California, U.S.A.

in sei dell sos mes elsus te

Complete a Committee Country of the contract o

建心线 编写



Contents

SECTION I RTL to GDS-II, or Synthesis, Place, and Route

1	Design Flows			
	Leon	Stok, David Hathaway, Kurt Keutzer, and David Chinnery		
	1.1	Introduction		
	1.2	Invention		
	1.3	Implementation		
	1.4	Integration		
	1.5	Future Scaling Challenges1-10		
	1.6	Conclusion		
2	Log	gic Synthesis		
	_	il P. Khatri and Narendra V. Shenoy2-1		
	2.1	Introduction		
	2.2	Behavioral and Register Transfer-Level Synthesis2-2		
	2.3	Two-Level Minimization		
	2.4	Multilevel Logic Minimization2-4		
	2.5	Enabling Technologies for Logic Synthesis2-10		
	2.6	Sequential Optimization2-11		
	2.7	Physical Synthesis		
	2.8	Multivalued Logic Synthesis2-14		
	2.9	Summary		
3	Pov	ver Analysis and Optimization from Circuit to Register-Transfer Levels		
		Monteiro, Rakesh Patel, and Vivek Tiwari3-1		
	3.1	Introduction		
	3.2	Power Analysis		
	3.3	Circuit-Level Power Optimization3-8		
	3.4	Logic Synthesis for Low Power		
	3.5	Conclusion		

4	Equivalence Checking
	Andreas Kuehlmann and Fabio Somenzi4-
	4.1 Introduction
	4.2 Equivalence Checking Problem4-3
	4.3 Boolean Reasoning
	4.4 Combinational Equivalence Checking
	4.5 Sequential Equivalence Checking
	4.6 Summary4-17
5	Digital Layout — Placement
	Andrew B. Kahng and Sherief Reda5-1
	5.1 Introduction: Placement Problem and Contexts
	5.2 Global Placement
	5.3 Detailed Placement and Legalizers
	5.4 Placement Trends
	5.5 Academic and Industrial Placers
	5.6 Conclusions
6	Static Timing Analysis
	Sachin S. Sapatnekar6-1
	6.1 Introduction6-1
	6.2 Representation of Combinational and Sequential Circuits6-1
	6.3 Gate Delay Models
	6.4 Timing Analysis for Combinational Circuits
	6.5 Timing Analysis for Sequential Circuits
	6.6 Clocking Disciplines: Edge-Triggered Circuits
	6.7 Clocking and Clock-Skew Optimization
	6.8 Statistical Static Timing Analysis
	6.9 Conclusion
7	Structured Digital Design
	Fan Mo and Robert K. Brayton
	7.1 Introduction
	7.2 Datapaths
	7.3 Programmable Logic Arrays
	7.4 Memory and Register Files
	7.5 Structured Chip Design
	7.6 Summary
0	
8	Routing
	Louis Scheffer8-1
	8.1 Introduction
	8.2 Types of Routers
	8.3 A Brief History of Routing
	8.4 Common Routing Algorithms
	3.5 Additional Router Considerations8-9
9	Exploring Challenges of Libraries for Electronic Design
_	James Hogan and Scott T. Becker9-1
	9-1 Introduction

9.2 What Does It Mean to Design Libraries?9-1

		l We Get Here, Anyway?		
		rcial Efforts9-5		
		akes the Effort Easier?		
		mies of Progress9-6		
		ments That Drive Progress9-6		
		s and What They Contain9-6		
	9.9 Summar	y 9- 7		
10	Design Clo			
	Peter J. Osler a	ınd John M. Cohn		
	10.1 Introdu	action		
	10.2 Curren	t Practice		
	10.3 The Fu	ture of Design Closure		
	10.4 Conclu	sion		
11	Tools for C	Chip-Package Codesign		
	Paul D. Franze	on		
	11.1 Introdu	action11-1		
	11.2 Drivers	for Chip-Package Codesign11-1		
	11.3 Digital	System Codesign Issues11-2		
	11.4 Mixed-	Signal Codesign Issues11-5		
	11.5 I/O But	ffer Interface Standard and Other Macromodels11-5		
	11.6 Conclu	sions		
12	Design Databases			
	Mark Bales			
		action		
		7		
		n Database Examples12-3		
		nental Features		
		red Features		
		logy Data		
		Data and Structures: Design-Data Management		
	12.8 Interop	erability Models		
13		hesis and Physical Design		
		and Vaughn Betz		
		action		
:		-Level Tools		
	-	ynthesis		
	-	ll Design		
٠	13.5 Lookin	g Forward		
SE	CTION II	Analog and Mixed-Signal Design		
 14	Simulation			
14		of Analog and RF Circuits and Systems wdhury and Alan Mantooth14-1		

Differential-Algebraic Equations for Circuits via Modified Nodal Analysis 14-2

14.2

٠, ،	14.3	Device Models
	14.4	Basic Circuit Simulation: DC Analysis
	14.5	Steady-State Analysis
ď.	14.6	Multitime Analysis
÷ •	14.7	Noise in RF Design
	14.8	Conclusions
15	Sim	ulation and Modeling for Analog and Mixed-Signal Integrated Circuits
	Georg	ges G.E. Gielen and Joel R. Phillips
	15.1	Introduction
	15.2	Top-Down Mixed-Signal Design Methodology
	15.3	Mixed-Signal and Behavioral Simulation
r	15.4	Analog Behavioral and Power Model Generation Techniques
	15.5	Symbolic Analysis of Analog Circuits
	15.6	Conclusions
16		out Tools for Analog Integrated Circuits and Mixed-Signal
		ems-on-Chip: A Survey
	Rob A	A. Rutenbar and John M. Cohn
	16.1	Introduction
	16.2	Analog Layout Problems and Approaches
	16.3	Analog Cell Layout Strategies
	16.4	Mixed-Signal System Layout
	16.5	Field-Programmable Analog Arrays
	16.6	Conclusions
SEC	CTI	ON III Physical Verification
17	Desi	ign Rule Checking
-,		t Todd, Laurence Grodd, and Katherine Fetty
	17.1	Introduction
	17.2	Geometric Algorithms for Physical Verification
	17.3	Hierarchical Data Structures
	17.4	Time Complexity of Hierarchical Analysis
	17.5	Connectivity Models
	17.6	Parallel Computing
	17.7	Future Roles for Verification
18	Resc	olution Enhancement Techniques and Mask Data Preparation
	Frank	clin M. Schellenberg
	18.1	Introduction
	18.2	Lithographic Effects
	18.3	RET for Smaller k_1
	18.4	Software Implementations of RET Solutions
	18.5	Mask Data Preparation
	18.6	Summary 18-27
	10.0	Junimary10-2/
19]		
19	Desig	gn for Manufacturability in the Nanometer Era a Dragone, Carlo Guardiani, and Andrzej J. Strojwas

Taxonomy of Yield Loss Mechanisms19-3

19.2

	19.3	Logic Design for Manufacturing19-6
	19.4	Parametric Design for Manufacturing Methodologies
	19.5	Design for Manufacturing Integration in the Design Flow: Yield-Aware
		Physical Synthesis
	19.6	Summary
	17.0	
20	Deci	gn and Analysis of Power Supply Networks
20		gri and Analysis of Fower Supply Networks Blaauw, Sanjay Pant, Rajat Chaudhry, and Rajendran Panda
	20.1	Introduction
	20.2	Voltage-Drop Analysis Modes
	20.3	Linear System Solution Techniques
	20.4	Models for Power Distribution Networks
	20.5	Conclusions
		·
21	Nois	e Considerations in Digital ICs
	Vinod	Kariat
	21.1	Introduction
	21.2	Why Has Noise Become a Problem for Digital Chips?21-2
	21.3	Noise Effects in Digital Designs
	21.4	Static Noise Analysis
	21.5	Electrical Analysis
	21.6	Fixing Noise Problems
		Summary and Conclusions
	21.7	Summary and Conclusions
22	т	
22	•	out Extraction
		m Kao, Chi-Yuan Lo, Mark Basel, Raminderpal Singh,
	Dotor	Spink, and Louis Scheffer
	1 6161	opming while Bould General Control Con
	22.1	Introduction
		-
	22.1	Introduction
	22.1 22.2	Introduction22-1Early History22-2Problem Analysis22-2
	22.1 22.2 22.3	Introduction22-1Early History22-2Problem Analysis22-2System Capabilities22-3
	22.1 22.2 22.3 22.4 22.5	Introduction22-1Early History22-2Problem Analysis22-2System Capabilities22-3Converting Drawn Geometries to Actual Geometries22-4
	22.1 22.2 22.3 22.4 22.5 22.6	Introduction22-1Early History22-2Problem Analysis22-2System Capabilities22-3Converting Drawn Geometries to Actual Geometries22-4Designed Device Extraction22-5
	22.1 22.2 22.3 22.4 22.5 22.6 22.7	Introduction22-1Early History22-2Problem Analysis22-2System Capabilities22-3Converting Drawn Geometries to Actual Geometries22-4Designed Device Extraction22-5Connectivity Extraction22-7
	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8	Introduction22-1Early History22-2Problem Analysis22-2System Capabilities22-3Converting Drawn Geometries to Actual Geometries22-4Designed Device Extraction22-5Connectivity Extraction22-7Parasitic Resistance Extraction22-8
	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9	Introduction22-1Early History22-2Problem Analysis22-2System Capabilities22-3Converting Drawn Geometries to Actual Geometries22-4Designed Device Extraction22-5Connectivity Extraction22-7Parasitic Resistance Extraction22-8Capacitance Extraction Techniques22-10
	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10	Introduction22-1Early History22-2Problem Analysis22-2System Capabilities22-3Converting Drawn Geometries to Actual Geometries22-4Designed Device Extraction22-5Connectivity Extraction22-7Parasitic Resistance Extraction22-8Capacitance Extraction Techniques22-10Inductance Extraction Techniques22-13
	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11	Introduction22-1Early History22-2Problem Analysis22-2System Capabilities22-3Converting Drawn Geometries to Actual Geometries22-4Designed Device Extraction22-5Connectivity Extraction22-7Parasitic Resistance Extraction22-8Capacitance Extraction Techniques22-10Inductance Extraction Techniques22-13Network Reduction22-17
	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11 22.12	Introduction22-1Early History22-2Problem Analysis22-2System Capabilities22-3Converting Drawn Geometries to Actual Geometries22-4Designed Device Extraction22-5Connectivity Extraction22-7Parasitic Resistance Extraction Techniques22-8Capacitance Extraction Techniques22-13Network Reduction22-17Process Variation22-18
	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11 22.12	Introduction22-1Early History22-2Problem Analysis22-2System Capabilities22-3Converting Drawn Geometries to Actual Geometries22-4Designed Device Extraction22-5Connectivity Extraction22-7Parasitic Resistance Extraction22-8Capacitance Extraction Techniques22-10Inductance Extraction Techniques22-13Network Reduction22-17
22	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11 22.12 22.13	Introduction22-1Early History22-2Problem Analysis22-2System Capabilities22-3Converting Drawn Geometries to Actual Geometries22-4Designed Device Extraction22-5Connectivity Extraction22-7Parasitic Resistance Extraction22-8Capacitance Extraction Techniques22-10Inductance Extraction Techniques22-13Network Reduction22-18Conclusions and Future Study22-19
23	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11 22.12 22.13 Mix	Introduction
23	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11 22.12 22.13 Mix.	Introduction
23	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11 22.12 22.13 Mix.	Introduction
23	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11 22.12 22.13 Mix.	Introduction
23	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11 22.12 22.13 Mix. Moc. Nisha	Introduction
23	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11 22.12 22.13 Mix Moc Nisha 23.1	Introduction
23	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11 22.12 22.13 Mix. Moc. Nisha 23.1 23.2 23.3	Introduction 22-1 Early History 22-2 Problem Analysis 22-2 System Capabilities 22-3 Converting Drawn Geometries to Actual Geometries 22-4 Designed Device Extraction 22-5 Connectivity Extraction 22-7 Parasitic Resistance Extraction 22-8 Capacitance Extraction Techniques 22-10 Inductance Extraction Techniques 22-13 Network Reduction 22-17 Process Variation 22-18 Conclusions and Future Study 22-19 ed-Signal Noise Coupling in System-on-Chip Design: Introduction 23-1 Introduction 23-2 Mechanisms and Effects of Mixed-Signal Noise Coupling 23-2 Modeling of Mixed-Signal Noise Coupling 23-7 Modeling of Mixed-Signal Noise Coupling 23-7 Modeling of Mixed-Signal Noise Coupling 23-7
23	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11 22.12 22.13 Mix. Moo. Nisha 23.1 23.2 23.3 23.4	Introduction 22-1 Early History 22-2 Problem Analysis 22-2 System Capabilities 22-3 Converting Drawn Geometries to Actual Geometries 22-4 Designed Device Extraction 22-5 Connectivity Extraction 22-7 Parasitic Resistance Extraction 22-8 Capacitance Extraction Techniques 22-10 Inductance Extraction Techniques 22-13 Network Reduction 22-17 Process Variation 22-18 Conclusions and Future Study 22-19 ed-Signal Noise Coupling in System-on-Chip Design: deling, Analysis, and Validation th Verghese and Makoto Nagata 23-1 Introduction 23-2 Mechanisms and Effects of Mixed-Signal Noise Coupling 23-2 Modeling of Mixed-Signal Noise Coupling 23-7 Mixed-Signal Noise Measurement and Validation 23-18
23	22.1 22.2 22.3 22.4 22.5 22.6 22.7 22.8 22.9 22.10 22.11 22.12 22.13 Mix. Moc. Nisha 23.1 23.2 23.3	Introduction 22-1 Early History 22-2 Problem Analysis 22-2 System Capabilities 22-3 Converting Drawn Geometries to Actual Geometries 22-4 Designed Device Extraction 22-5 Connectivity Extraction 22-7 Parasitic Resistance Extraction 22-8 Capacitance Extraction Techniques 22-10 Inductance Extraction Techniques 22-13 Network Reduction 22-17 Process Variation 22-18 Conclusions and Future Study 22-19 ed-Signal Noise Coupling in System-on-Chip Design: Introduction 23-1 Introduction 23-2 Mechanisms and Effects of Mixed-Signal Noise Coupling 23-2 Modeling of Mixed-Signal Noise Coupling 23-7 Modeling of Mixed-Signal Noise Coupling 23-7 Modeling of Mixed-Signal Noise Coupling 23-7

SECTION IV Technology CAD

24	Process Simulation			
	Mark D. Johnson	. 24-1		
	24.1 Introduction			
	24.2 Process Simulation Methods			
	24.3 Ion Implantation			
	24.4 Diffusion			
	24.5 Oxidation			
	24.6 Etch and Deposition			
	24.7 Lithography and Photoresist Modeling	24 -20		
	24.8 Silicidation			
	24.9 Mechanics Modeling	24 -20		
	24.10 Putting It All Together	24 -22		
	24.11 Conclusions	24 -23		
25	Device Modeling —From Physics to Electrical Parameter Extraction			
	Robert W. Dutton, Chang-Hoon Choi, and Edwin C. Kan	. 25-1		
	25.1 Introduction	. 25-1		
	25.2 MOS Technology and Intrinsic Device Modeling	. 25 -3		
	25.3 Parasitic Junction and Inhomogeneous Substrate Effects	25 -20		
	25.4 Device Technology Alternatives	25 -23		
	25.5 Conclusions	25 -26		
26	High-Accuracy Parasitic Extraction			
	Mattan Kamon and Ralph Iverson			
	26.1 Introduction	. 26 -2		
	Part I: Extraction via Fast Integral Equation Methods	. 26 -3		
	26.2 Introduction	. 26 -3		
	26.3 Forms of Maxwell's Equations	. 26 -3		
	26.4 Fast Field Solvers: Capacitance Solution	. 26 -5		
	26.5 Fast Inductance Solution	. 26 -7		
	26.6 Distributed RLC and Full Wave			
	26.7 Conclusions	26 -14		
	Part II: Statistical Capacitance Extraction	26 -14		
	26.8 Introduction			
	26.9 Theory			
	26.10 Characteristics			
	26.11 Summary	26 -22		
- 1				