

EDA for IC System Design, Verification, and Testing

Edited by

Louis Scheffer

**Cadence Design Systems
San Jose, California, U.S.A.**

Luciano Lavagno

**Cadence Berkeley Laboratories
Berkeley, California, U.S.A.**

Grant Martin

**Tensilica Inc.
Santa Clara, California, U.S.A.**



Taylor & Francis

Taylor & Francis Group
Boca Raton London New York

A CRC title, part of the Taylor & Francis imprint, a member of the Taylor & Francis Group, the academic division of T&F Informa plc.

Contents

SECTION I Introduction

1	Overview	
	<i>Luciano Lavagno, Grant Martin, and Louis Scheffer</i>	1-1
	Introduction to Electronic Design Automation for Integrated Circuits	1-2
	System Level Design	1-6
	Micro-Architecture Design	1-8
	Logical Verification	1-8
	Test	1-9
	RTL to GDS-II, or Synthesis, Place, and Route	1-9
	Analog and Mixed-Signal Design	1-11
	Physical Verification	1-11
	Technology Computer-Aided Design	1-12
2	The Integrated Circuit Design Process and Electronic Design Automation	
	<i>Robert Damiano and Raul Camposano</i>	2-1
	2.1 Introduction	2-1
	2.2 Verification	2-3
	2.3 Implementation	2-5
	2.4 Design for Manufacturing	2-11

SECTION II System Level Design

3	Tools and Methodologies for System-Level Design	
	<i>Shuvra Bhattacharyya and Wayne Wolf</i>	3-1
	3.1 Introduction	3-1
	3.2 Characteristics of Video Applications	3-2
	3.3 Other Application Domains	3-3
	3.4 Platform Characteristics	3-3

3.5	Models of Computation and Tools for Model-Based Design	3-6
3.6	Simulation	3-13
3.7	Hardware/Software Cosynthesis	3-14
3.8	Summary	3-15
4	System-Level Specification and Modeling Languages	
	<i>Joseph T. Buck</i>	4-1
4.1	Introduction	4-1
4.2	A Survey of Domain-Specific Languages and Methods	4-2
4.3	Heterogeneous Platforms and Methodologies	4-12
4.4	Conclusions	4-13
5	SoC Block-Based Design and IP Assembly	
	<i>John Wilson</i>	5-1
5.1	The Economics of Reusable IP and Block-Based Design	5-2
5.2	Standard Bus Interfaces	5-3
5.3	Use of Assertion-Based Verification	5-4
5.4	Use of IP Configurators and Generators	5-5
5.5	The Design Assembly and Verification Challenge	5-7
5.6	The SPIRIT XML Databook Initiative	5-8
5.7	Conclusions	5-10
6	Performance Evaluation Methods for Multiprocessor System-on-Chip Design	
	<i>Ahmed Jerraya and Iuliana Bacivarov</i>	6-1
6.1	Introduction	6-1
6.2	Overview of Performance Evaluation in the Context of System Design Flow	6-2
6.3	MPSoC Performance Evaluation	6-9
6.4	Conclusion	6-12
7	System-Level Power Management	
	<i>Naehyuck Chang, Enrico Macii, Massimo Poncino, and Vivek Tiwari</i>	7-1
7.1	Introduction	7-1
7.2	Dynamic Power Management	7-2
7.3	Battery-Aware Dynamic Power Management	7-10
7.4	Software-Level Dynamic Power Management	7-13
7.5	Conclusions	7-17
8	Processor Modeling and Design Tools	
	<i>Prabhat Mishra and Nikil Dutt</i>	8-1
8.1	Introduction	8-1
8.2	Processor Modeling Using ADLs	8-2
8.3	ADL-Driven Methodologies	8-11
8.4	Conclusions	8-18
9	Embedded Software Modeling and Design	
	<i>Marco Di Natale</i>	9-1
9.1	Introduction	9-1
9.2	Synchronous vs. Asynchronous Models	9-13
9.3	Synchronous Models	9-13
9.4	Asynchronous Models	9-16

9.5	Research on Models for Embedded Software	9-34
9.6	Conclusions	9-40
10	Using Performance Metrics to Select Microprocessor Cores for IC Designs	
	<i>Steve Leibson</i>	10-1
10.1	Introduction	10-1
10.2	The ISS as Benchmarking Platform	10-3
10.3	Ideal Versus Practical Processor Benchmarks	10-4
10.4	Standard Benchmark Types	10-4
10.5	Prehistoric Performance Ratings: MIPS, MOPS, and MFLOPS	10-5
10.6	Classic Processor Benchmarks (The Stone Age)	10-6
10.7	Modern Processor Performance Benchmarks	10-13
10.8	Configurable Processors and the Future of Processor-Core Benchmarks	10-22
10.9	Conclusion	10-25
11	Parallelizing High-Level Synthesis: A Code Transformational Approach to High-Level Synthesis	
	<i>Gaurav Singh, Sumit Gupta, Sandeep Shukla, and Rajesh Gupta</i>	11-1
11.1	Introduction	11-2
11.2	Background and Survey of the State of the Art	11-3
11.3	Parallelizing HLS	11-11
11.4	The SPARK PHLS Framework	11-15
11.5	Summary	11-16

SECTION III Micro-Architecture Design

12	Cycle-Accurate System-Level Modeling and Performance Evaluation	
	<i>Marcello Coppola and Miltos D. Grammatikakis</i>	12-1
12.1	Introduction	12-1
12.2	System Modeling and Design Methodology	12-3
12.3	Back-Annotation of System-Level Modeling Objects	12-6
12.4	Automatic Extraction of Statistical Features	12-10
12.5	Open System-Level Modeling Issues	12-16
13	Micro-Architectural Power Estimation and Optimization	
	<i>Enrico Macii, Renu Mehra, and Massimo Poncino</i>	13-1
13.1	Introduction	13-1
13.2	Background	13-2
13.3	Architectural Template	13-4
13.4	Micro-Architectural Power Modeling and Estimation	13-5
13.5	Micro-Architectural Power Optimization	13-14
13.6	Conclusions	13-29
14	Design Planning	
	<i>Ralph H.J.M. Otten</i>	14-1
14.1	Introduction	14-1
14.2	Floorplans	14-3
14.3	Wireplans	14-9
14.4	A Formal System For Trade-Offs	14-17

SECTION IV Logical Verification

15	Design and Verification Languages	
	<i>Stephen A. Edwards</i>	15-1
15.1	Introduction	15-1
15.2	History	15-2
15.3	Design Languages	15-3
15.4	Verification Languages	15-16
15.5	Conclusions	15-26
16	Digital Simulation	
	<i>John Sanguinetti</i>	16-1
16.1	Introduction	16-1
16.2	Event- vs. Process-Oriented Simulation	16-3
16.3	Logic Simulation Methods and Algorithms	16-3
16.4	Impact of Languages on Logic Simulation	16-11
16.5	Logic Simulation Techniques	16-13
16.6	Impact of HVLs on Simulation	16-16
16.7	Summary	16-16
17	Using Transactional-Level Models in an SoC Design Flow	
	<i>Alain Clouard, Frank Ghenassia, Laurent Maillet-Contoz, and Jean-Philippe Strassen</i>	17-1
17.1	Introduction	17-1
17.2	Related Work	17-2
17.3	Overview of the System-to-RTL Design Flow	17-4
17.4	TLM — A Complementary View for the Design Flow	17-6
17.5	TLM Modeling Application Programming Interface	17-11
17.6	Example of a Multimedia Platform	17-13
17.7	Design Flow Automation	17-15
17.8	Conclusion	17-17
18	Assertion-Based Verification	
	<i>Erich Marschner and Harry Foster</i>	18-1
18.1	Introduction	18-1
18.2	History	18-2
18.3	State of the Art	18-8
19	Hardware Acceleration and Emulation	
	<i>Ray Turner and Mike Bershteyn</i>	19-1
19.1	Introduction	19-1
19.2	Emulator Architecture Overview	19-4
19.3	Design Modeling	19-9
19.4	Debugging	19-14
19.5	Use Models	19-15
19.6	The Value of In-Circuit Emulation	19-17
19.7	Considerations for Successful Emulation	19-17
19.8	Summary	19-20

20	Formal Property Verification	
	<i>Limor Fix and Ken McMillan</i>	20-1
20.1	Introduction	20-1
20.2	Formal Property Verification Methods and Technologies	20-4
20.3	Software Formal Verification	20-8
20.4	Summary	20-11

SECTION V Test

21	Design-For-Test	
	<i>Bernd Koenemann</i>	21-1
21.1	Introduction	21-1
21.2	The Objectives of Design-For-Test for Microelectronics Products	21-2
21.3	Overview of Chip-Level Design-For-Test Techniques	21-5
21.4	Conclusion	21-33
22	Automatic Test Pattern Generation	
	<i>Kwang-Ting (Tim) Cheng and Li-C. Wang</i>	22-1
22.1	Introduction	22-1
22.2	Combinational ATPG	22-2
22.3	Sequential ATPG	22-7
22.4	ATPG and SAT	22-13
22.5	Applications of ATPG	22-20
22.6	High-Level ATPG	22-25
23	Analog and Mixed Signal Test	
	<i>Bozena Kaminska</i>	23-1
23.1	Introduction	23-1
23.2	Analog Circuits and Analog Specifications	23-2
23.3	Testability Analysis	23-4
23.4	Fault Modeling and Test Specification	23-5
23.5	Catastrophic Fault Modeling and Simulation	23-6
23.6	Parametric Faults, Worst-Case Tolerance Analysis, and Test Generation	23-6
23.7	Design for Test — An Overview	23-7
23.8	Analog Test Bus Standard	23-7
23.9	Oscillation-Based DFT/BIST	23-8
23.10	PLL, VCO, and Jitter Testing	23-10
23.11	Review of Jitter Measurement Techniques	23-11
23.12	Summary	23-22

Index	Index-1
-------------	---------