

Lawrence Berkeley National Laboratory

Lawrence Berkeley National Laboratory

Title

Efficient Graph Based Assembly of Short-Read Sequences on Hybrid Core Architecture

Permalink

<https://escholarship.org/uc/item/7sx491xs>

Author

Sczyrba, Alex

Publication Date

2011-03-22

Efficient Graph Based Assembly of Short-Read Sequences on a Hybrid Core Architecture

Alex Sczyrba*^{1,2}, Abhishek Pratap^{1,2}, Shane Canon^{2,3}, James Han^{1,4}, Alex Copeland^{1,2}, Zhong Wang^{1,2}, Tony Brewer⁵, David Soper⁵, Mike D'Jamoos⁵, Kirby Collins⁵, George Vacek⁵

¹DOE Joint Genome Institute, Walnut Creek, CA, USA

²Lawrence Berkeley National Laboratory, Berkeley, CA, USA

³National Energy Research Scientific Computing Center (NERSC), Oakland, CA, USA

⁴Lawrence Livermore National Laboratory, Livermore, CA, USA

⁵Convey Computer Corporation, Richardson, TX, USA

March 2011

The work conducted by the U.S. Department of Energy Joint Genome Institute is supported by the Office of Science of the U.S. Department of Energy under Contract No. DE-AC02-05CH11231

DISCLAIMER


This document was prepared as an account of work sponsored by the United States Government. While this document is believed to contain correct information, neither the United States Government nor any agency thereof, nor The Regents of the University of California, nor any of their employees, makes any warranty, express or implied, or assumes any legal responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by its trade name, trademark, manufacturer, or otherwise, does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof, or The Regents of the University of California. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof or The Regents of the University of California.

Introduction

Advanced architectures can deliver dramatically increased throughput for genomics and proteomics applications, reducing time-to-completion in some cases from days to minutes. One such architecture, hybrid-core computing, marries a traditional x86 environment with a reconfigurable coprocessor, based on field programmable gate array (FPGA) technology. In addition to higher throughput, increased performance can fundamentally improve research quality by allowing more accurate, previously impractical approaches.


Bioinformatics applications that have random access patterns to large memory spaces, such as graph-based algorithms, experience memory performance limitations on cache-based x86 servers. Convey's highly parallel memory subsystem allows application-specific logic to simultaneously access 8192 individual words in memory, significantly increasing effective memory bandwidth over cache-based memory systems. Many algorithms, such as Velvet and other de Bruijn graph based, short-read, *de-novo* assemblers, can greatly benefit from this type of memory architecture. Furthermore, small data type operations (four nucleotides can be represented in two bits) make more efficient use of logic gates than the data types dictated by conventional programming models.

De Bruijn Graph Assembly




- Popular for short-read *de novo* sequence assembly
- Sequences are parsed into "k-mers" as nodes of graph
- Directed graph edge shows overlap between nodes
- Graph implemented in memory as hash table-based binary tree
 - Require random access to memory
 - Can require large amounts of memory
 - Memory bandwidth is limiting factor

Crux of the Issue



- Extreme memory size requirements
- Tree inserts are atomic operations
- Reads/writes can be in parallel if collisions avoided
- Memory bandwidth is critical


Convey HC-1 Architecture



Convey's De-Bruijn GraphConstructor



- **Written from scratch to get maximum use of host and coprocessor**
 - Input and output file types compatible with Velvet
 - Graph cleanup approach similar to Velvet
- **Objectives**
 - Accelerate execution
 - Reduce memory requirements
- Partitionable Roadmap generation phase
- Rewrite graph construction / read tracking to minimize memory usage

Workflow using Velvetg



Performance Metrics


We compared the performance of Convey's GraphConstructor and Velvet using real Illumina data from different genome projects. GraphConstructor runs were performed on Convey's HC-1 system (host Xeon L5408, 128GB RAM; coprocessor includes 4 Xilinx V5LX330 FPGAs). Velvet was run on a Sunfire x4640 (Opteron 8435, 2.6GHz, 512GB RAM).



Microbial Genome Assemblies

Results on run time metrics for 6 small microbial and one fungal genomes. In general, a 2-fold speedup was observed. Assembly statistics in terms of number of contigs, n50, largest scaffold and total assembly size are in agreement with Velvet results.


Cnygc (v0.2.1208) and Velvet (v1.0.18) running times




Cow Rumen Metagenome

Convey's GraphConstructor and Velvet were run on different subsets (between 10Gbp and 160Gbp) of the cow rumen metagenome data set sequenced at the JGI. This version of the GraphConstructor (v0.4.1429) generates contigs directly, resulting in a speedup between 2.2x and 2.8x compared to Velvet. Convey's implementation reduced the maximal memory usage to 18-71%.


Cnygc (v0.4.1429) and Velvet (v1.0.19) running times cow rumen metagenome




Cnygc (v0.4.1429) and Velvet (v1.0.19) memory requirements cow rumen metagenome



Brachyspira murdochii DSM 12563



Conexibacter woesei DSM 14684



- Convey's GraphConstructor does not resize De-Bruijn graph nodes during error correction, which can result in different paths through the graph. This results in slightly different numbers of nodes, n50, and coverage values.
- Convey's GraphConstructor does all concatenation and renumbering in a single pass at the end of error correction, rather than while corrections are being made. This can result in a different traversal order, which leads to different node numbers and ordering in the contig files.

Conclusion

- High performance memory
 - Highly parallel memory access (8192 simultaneous)
 - SG-DIMMs optimized for single word memory access maximizes bandwidth
- Faster performance (up to 2.8x)
- Smaller memory footprint (up to 82%)
 - Partition graph to fit into coprocessor memory
- Interface for Velvet
 - Constructs de Bruijn graphs
 - Potential for other assemblers as well

Future work

- Additional performance optimizations
 - hardware acceleration of roadmap phase (2x improvement overall for cow rumen)
 - implement ability to read cnygc binary sequence file directly in velvetg for scaffolding
- Specific optimizations for metagenomics
 - prefiltering to eliminate low abundance kmers
 - investigate metagenomics specific scaffolding

References

Zerbino DR, Birney E.: Velvet: algorithms for *de novo* short read assembly using de Bruijn graphs. *Genome Res.* 2008 May;18(5):821-9
Hess et al.: Metagenomic discovery of biomass-degrading genes and genomes from cow rumen. *Science* 2011; 331(6016):463-7