

Received 10 September 2018; revised 16 October 2018; accepted 17 October 2018. Date of publication 30 October 2018; date of current version 1 March 2019. The review of this paper was arranged by Editor K. E. Moselund.

Digital Object Identifier 10.1109/JEDS.2018.2878659

Electrical Properties of Vertical InAs/InGaAs Heterostructure MOSFETs

OLLI-PEKKA KILPI¹, JOHANNES SVENSSON, ERIK LIND¹, AND LARS-ERIK WERNERSSON

Department of Electrical and Information Technology, Lund University, 221 00 Lund, Sweden

CORRESPONDING AUTHOR: O.-P. KILPI (e-mail: olli-pekka.kilpi@eit.lth.se)

This work was supported in part by the Swedish Research Council, in part by the Knut and Alice Wallenberg Foundation, in part by the Swedish Foundation for Strategic Research, and in part by the European Union H2020 Program INSIGHT under Grant 688784.

ABSTRACT Vertical InAs/InGaAs nanowire MOSFETs are fabricated in a gate-last fabrication process, which allows gate-lengths down to 25 nm and accurate gate-alignment. These devices demonstrate high performance with transconductance of $2.4 \text{ mS}/\mu\text{m}$, high on-current, and off-current below $1 \text{ nA}/\mu\text{m}$. An in-depth analysis of the heterostructure MOSFETs are obtained by systematically varying the gate-length and gate location. Further analysis is done by using virtual source modeling. The injection velocities and transistor metrics are correlated with a quasi-ballistic 1-D MOSFET model. Based on our analysis, the observed performance improvements are related to the optimized gate-length, high injection velocity due to asymmetric scattering, and low access resistance.

INDEX TERMS Vertical, nanowire, InAs, InGaAs, MOSFET, heterostructure.

I. INTRODUCTION

Vertical MOSFETs are considered to improve the device performance at the 5 nm node and beyond. The main benefit of the vertical design is the possibility to decouple gate-length and contact length from the footprint, therefore improving the packing density [1]. The main focus on vertical MOSFETs have been on III-V transistors, as there is no known process to introduce strain on vertical MOSFETs, which is necessary for Si transistors. For vertical III-V nanowire MOSFET both top-down and bottom-up approaches have been investigated.

Bottom-up vertical vapor-liquid-solid (VLS) nanowires are an interesting option, as they are not restricted by lattice matching, therefore III-V nanowires can easily be integrated on Si and axial/radial heterostructures can be fabricated. Radial heterostructure offer an excellent way for modulation doping while axial heterostructure allows method for bandgap engineering, hence offering a way for reduction of parasitic effects such as band-to-band tunneling. The vertical design further allows easy fabrication of the gate-all-around (GAA) structure, which allows thicker body devices at the same gate-length compared to the other gate-structures due to the improved electrostatics, hence reducing the surface scattering [2], [3]. All of these properties are of interest for

the digital transistor, but they are also interesting options for high-speed transistors. Possibility for thicker body devices and heterostructures will reduce on-resistance (R_{on}) and improve intrinsic voltage gain (g_m/g_d), which are important metrics for high-speed devices.

Recently, high-performance vertical III-V nanowire MOSFETs have been presented [4]–[7]. Vertical InAs/InGaAs heterostructure MOSFETs in particular have shown record-high on-performance in vertical nanowire MOSFETs, low off-current, and improved breakdown voltage [4], [7]. Improvements have mainly been attributed to the suppressed band-to-band tunneling due to a wider band-gap material on the drain side and scaled gate-length. In this paper, the concept is explained more exhaustively and origin of improvement are discussed. We present in-depth analysis using DC and RF-measurements. In this experiment; the gate-length, gate-location and spacer thickness are varied. The device data is interpreted using a virtual source model [8]. We show that the on-performance of these MOSFETs can be attributed to InAs MOSFETs, while lower off-current is achieved with the InGaAs drain. The device ballisticity and origin of the access resistances are analyzed. The access resistance is further analyzed by cold FET measurement. We also show that the empirical




FIGURE 1. An SEM picture of the device after the fabrication of source and drain contacts (a), and schematic illustration of the vertical MOSFET structure (b). In the illustration two different gate alignments and the reference are shown.

Virtual Source compact model [8] originally constructed for modeling 2D MOSFETs work well with the nanowire FETs, and give estimates for the injection velocity.

II. DEVICE FABRICATION

Scanning electron micrograph (SEM) and a schematic illustration of the fabrication are shown in figure 1. The devices are fabricated on p-type Si substrate. At the first step, 300-nm-thick InAs source contact is grown by Metalorganic Vapor Phase Epitaxy (MOVPE). Vertical nanowires are grown using seed-particle vapor-liquid-solid (VLS) growth in MOVPE. The growth includes three steps: 1) a 100-nm-long unintentionally doped InAs segment; 2) a 100-nm-long unintentionally doped graded segment from InAs to $\text{In}_{0.5}\text{Ga}_{0.5}\text{As}$; and 3) a 300-nm-long highly doped $\text{In}_{0.5}\text{Ga}_{0.5}\text{As}$ segment. At the last growth step, the III/V-ratio is increased, therefore n^+ -InGaAs overgrows the unintentionally doped bottom segments and forms a highly doped foot, as shown in figure 1a, which reduces the access resistance at the source side. A more detailed material analysis of a similar structure has been presented in [9].

In the next step, the drain contact is fabricated; the fabrication is started by spin coating 400-nm-thick hydrogen silsesquioxane (HSQ). The thickness of the HSQ is then defined using electron beam lithography (EBL) [10]. The drain contact is fabricated by sputtering 20 nm Mo and ALD depositing 3 nm TiN. The metal layer is anisotropically dry etched and the HSQ layer is removed, leaving metal only on the sidewalls. The device structure after drain and source contact fabrication is shown in figure 1a.

A HSQ bottom spacer is applied by spin coating and the thickness is defined by EBL, leaving a predefined opening between the top metal contact and bottom HSQ spacer. This opening defines the effective gate length, and allows a local thinning of the channel by digital etching. The digital etching

is done by oxidizing the nanowire surface in O_3 and removing the oxide by HCl. The etching is repeated until the highly doped shell is removed from the channel region. The process is followed by ALD deposition of bilayer $\text{Al}_2\text{O}_3/\text{HfO}_2$. 1-nm-thick Al_2O_3 is deposited at 300 °C and 4-nm-thick HfO_2 is deposited at 120 °C that results approximately in an EOT = 1.5 nm. The gate is formed by sputtering of 60-nm-thick W gate. The device is finalized by S1813 spacer definition and deposition of Ni/Au (15 nm/150 nm) contacts for measurements.

The definition of the drain-substrate distance (t_{drain}) and bottom spacer thickness (t_{spacer}) by HSQ in two steps allows different gate alignment on the same sample. In figure 1b, two different gate-alignments and reference structure are shown. In the reference, the bottom spacer is aligned with the overgrown foot ($t_{\text{spacer}} = 120$ nm) and the drain metal is aligned with the grading ($t_{\text{drain}} = 200$ nm). In fixed source, the bottom spacer is fixed at $t_{\text{spacer}} = 120$ nm and t_{drain} is varied. In fixed drain, the drain is fixed at $t_{\text{drain}} = 200$ nm and t_{spacer} is varied. This variation allows systematic investigation of the asymmetric transistor behavior.

III. DC CHARACTERIZATION

Transfer characteristics and output characteristics of a device with $L_g = 70$ nm and diameter 27 nm are shown in figure 2. The device is an array of 120 nanowires and the source is fixed at $t_{\text{spacer}} = 120$ nm. The device exhibits good on- and off-states, with $g_m = 1.9$ mS/ μm , $SS_{\text{sat}} = 85$ mV/dec and $I_{\text{on}} = 407$ $\mu\text{A}/\mu\text{m}$ at $I_{\text{off}} = 100$ nA/ μm and $V_{\text{dd}} = 0.5$ V. All of the metrics are normalized by nanowire circumference and the dimensions are measured by SEM. In figure 2b, the output characteristics of the device is shown, a low $R_{\text{on}} = 450$ $\Omega\mu\text{m}$ is achieved while still maintaining good saturation.

The device characteristics are modeled by the physics based empirical virtual source (VS) model. The modeling follows the guidelines from [8]. The model fit is shown by the black solid line in figure 2. The model has three main fitting parameters: injection velocity (v_{inj}), low-field mobility




FIGURE 2. (a) Transfer characteristics at $V_{\text{DS}} = 500$ mV and $V_{\text{DS}} = 50$ mV. The device has $L_g = 70$ nm and diameter 27 nm. (b) Output characteristics from the same device. Black solid line in both of the figures represent the fitted virtual source model.




FIGURE 3. (a) Transfer characteristics at $V_{DS} = 0.5$ V of the two devices, device A and device B. Device A has $L_g = 70$ nm and device B has $L_g = 45$ nm. (b) Effect of gate-length scaling on v_{inj} and g_m . Dashed lines represent fitted transmission $T = \lambda / (\lambda + L_G)$.

and access resistances [8]. The device current in saturation is described by a formula

$$I_D/W = Q_{x0}v_{inj}, \quad (1)$$

where W is the gate-width, v_{inj} is the velocity at the virtual source and Q_{x0} is the charge density at the virtual source. The charge density is approximated with an empirical function and the total gate capacitance (C_{tot}) [8], and in simplified form in saturation can be given by $Q_{x0} = C_{tot}(V_{gs} - V_T - \delta V_{DS})$, where δ is the DIBL. In the modeling, the total gate capacitance C_{tot} is estimated from reference diode measurement, as the direct measurement for C_{tot} is difficult in vertical MOSFETs due to the parasitic capacitances. In this work a constant $C_{tot} = 1 \pm 0.2$ aF/nm per nanowire was used based on the previous vertical nanowire MOS capacitor measurements with similar gate-stack [11]. The simple expression will thus give a rough estimate of the mean injection velocity.

In figure 2a, good fit to the 50 mV and 500 mV data is achieved with $DIBL = 90$ mV/V. To further obtain a good fit from the VS model, substantially larger drain resistance is needed ($R_d \approx 5R_s$). The estimated source resistance ($R_s = 60 \pm 25 \Omega \mu\text{m}$) is comparable to the resistance in the state-of-the-art lateral devices [12] and confirms that good contacts can be achieved also on vertical MOSFETs. The low R_s is attributed to a large overgrowth at the foot of the nanowire as shown in figure 1a. The origin of the highly asymmetric access resistance and confirmation for the magnitude of the resistance is discussed later in the paper. From the fitting, injection velocity of $2.7 \cdot 10^7$ cm/s is obtained.

To demonstrate fitting and the effect of gate-length scaling, transfer characteristics from two different devices, device A and device B, are shown in figure 3a. The device A is the same as in figure 2 and device B is an array with the highest g_m . In both of the devices source is fixed at $t_{spacer} = 120$ nm. Device B is an array of 144 nanowires with an average diameter 26 nm and $L_g = 45$ nm. The device has

$g_m = 2.4$ mS/ μm and $SS_{sat} = 140$ mV/dec. Scaling the gate-length degrades the electrostatics and therefore 100 nA/ μm limit is not achieved with the device B. However, substantial improvement in g_m is achieved. The improvement is due to improved transmission $v_{inj} = 3.4 \cdot 10^7$ cm/s and $R_{on} = 410 \Omega \mu\text{m}$ for the device B.

Similar fitting was achieved for seven devices that had gate length ranging from 25 to 90 nm. The gate on these devices was aligned with the foot (fixed source), therefore the bottom spacer thickness was 120 nm and the scaling was done by moving the top metal. Gate-length scaling of v_{inj} and g_m are presented in figure 3b. These devices can be considered to operate in the quasi-ballistic regime, where $g_m \approx T \cdot g_{m,ballistic}$ and the transmission (T) is approximately $T = \lambda / (\lambda + L_G)$, where λ is the mean-free-path. Fitting of T to the experimental data is shown in figure 3b, where $\lambda = 35 \pm 15$ nm. This will give approximately 45% transmission at $L_G = 45$ nm.

The injection velocity, presented in figure 3b, can similarly be related to the ballistic injection velocity. In 1-D ballistic MOSFETs, the injection velocity at high drain bias, when a single sub-band is assumed can be modeled by

$$v_{inj,max} = v_t \frac{F_0(\eta_F)}{F_{-\frac{1}{2}}(\eta_F)}, \quad (2)$$

where $v_t = \sqrt{2k_B T / \pi m^*}$ is the thermal velocity, F_n is n th order Fermi-Dirac integral, and $\eta_F = (E_F - \epsilon(0)) / k_B T$ [13]. Using this formula, $v_{inj,max} = 8.5 \cdot 10^7$ cm/s can be derived from 1-D single sub-band model with EOT = 1.5 nm and $m^* = 0.031m_e$ (based on non-parabolic band structure approximation [2]). When multiple sub-bands are added, the velocity goes slightly down under similar biasing conditions ($v_{inj,max} = 7.5 \cdot 10^7$ cm/s at $V_{ov} = 0.3$ V), which is due to decreased degeneracy. Notably, 45% ballisticity can be derived ($v_{inj}/v_{inj,max} = 3.4/7.5 = 45\%$) in agreement with $v_{inj} = T \cdot v_{inj,max}$, as shown in figure 3a. Previously, similar injection velocity values have been presented for InAs HEMTs [14] and InAs MOSFETs [15]. The drop in injection velocity for devices with $L_G < 45$ nm is an artifact from the VS model, which with a constant C_{tot} does not correctly model strong short channel effects. For well-behaved devices, a reasonable prediction of L_G scaling can be achieved by changing v_{inj} with the transmission.

One of the main benefits of the heterostructure channel is asymmetric scattering, as the transmission is dependent on scattering in the channel. In figure 4b band diagram of the heterostructure is presented. If the scattering happens close to the source, the carrier has high probability to return to the source. The probability decreases drastically, when the scattering happens closer to the high-field region. In our MOSFETs, the scattering on the drain side is expected to be larger due to increased effective mass ($m_{InAs}^* < m_{InGaAs}^*$), which is beneficial, as it is not as detrimental for the performance. This asymmetric scattering can be observed in figure 4a, where a device with 120 nanowires, a diameter 27 nm and $L_G = 80$ nm is




FIGURE 4. (a) Transfer characteristics of the device ($L_G = 80$ nm, 120 NWs and $d = 27$ nm) biased in two different configurations. Black solid line represents fitted virtual source model. (b) Band diagram describing expected heterostructure.

biased in two different directions, drain at the top (bottom grounded) and drain at the bottom (top grounded). In the top grounded configuration g_m is substantially lower, which cannot be explained by asymmetric access resistance only. From the virtual source model, where the difference in access resistance is included, $v_{inj,tg} = 0.87 \cdot 10^7$ cm/s in the top grounded configuration and $v_{inj,bg} = 1.5 \cdot 10^7$ cm/s for bottom grounded. This large difference in injection velocities can be explained by increased scattering in the InGaAs as compared to InAs, as based on equation (2) $v_{inj} \sim 1/\sqrt{m^*}$. The ratio $v_{inj,bg}/v_{inj,tg} = 1.7$ is slightly larger than expected based on InAs and $In_{0.5}Ga_{0.5}As$ effective masses. The difference can be explained by increased scattering due to reduced material quality in InGaAs and the introduction of doping.

Another noticeable difference in figure 4a is the lower off-current in the bottom grounded configuration. The difference is attributed to the difference in band-gap on the drain side. In the bottom ground configuration, the drain material is InGaAs, therefore band-to-band tunneling is suppressed as compared to InAs. This difference is more clearly seen in figure 5a, where the minimum off-current of fixed drain devices with drain on InGaAs ($t_{drain} = 200$ nm) and drain on the graded segment ($t_{drain} = 170$ nm) are shown. When the drain is on the graded InGaAs segment, off-current seems to stabilize at 10 nA/ μ m, while it is placed on the InGaAs segment the off-current of 1 nA/ μ m limit is achieved. The off-current difference is attributed band-to-band tunneling on the drain side [9], [16], [17] augmented by parasitic bipolar effect. The gate-length dependence of this effect is attributed in part to the gate-length dependent electron-hole recombination in the channel [16]. The steep increase in the off-current at the shortest gate-length can also partly be due to the electrostatics. The natural length scale (λ_n) gives a measure for short-channel effects [2], [3]. For these devices λ_n is between 8 to 9.5 nm depending on the device diameter. Good electrostatics is maintained, when $L_G > 5\lambda_n$. The same effect also explains the drop in g_m at $L_G < 35$ nm in figure 3b.




FIGURE 5. Minimum off-current at different gate-lengths is shown in (a). Off-current stabilizes below 100 nA/ μ m at $L_G > 50$ nm. Linear fit in R_{on} versus L_G plot (b) gives $R_{access} = 300$ $\Omega\mu$ m. Inset in (b) shows average on-resistance as a function spacer thickness.

In figure 5b, R_{on} versus L_G for the devices with highest performance are shown. The devices are divided in two different groups, fixed source and fixed drain devices, as shown in figure 1b. The fixed source devices follow the expected trend and $R_{access} = 300 \pm 50$ $\Omega\mu$ m can be derived. For the fixed drain devices, the R_{on} increases with the decreasing L_G at short gate lengths. This increase happens when the bottom spacer is thicker than the foot height, therefore increasing the resistance on the source side. This can be seen more clearly in the inset of figure 5b, where the average R_{on} for devices versus spacer thickness (t_{spacer}) is shown. The height of the overgrown foot is approximately 130 nm and as can be seen from the figure, R_{on} starts to increase at $t_{spacer} > 130$ nm. Therefore, for these devices it is essential to align the gate with the highly doped foot.

To further highlight the material quality of the VLS grown nanowires, in figure 6 the devices are benchmarked against other state-of-the-art III-V MOSFETs on Si. In the figure, I_{on} at $I_{off} = 100$ nA/ μ m and g_m are plotted against the gate-length. All of the devices are measured at $V_{DS} = 0.5$ V. Our devices are nanowire arrays, which averages out the performance. Our VLS grown nanowire MOSFETs have the highest I_{on} as well the highest g_m . High g_m values are especially encouraging for the integration of high-frequency MOSFETs on Si.

IV. RF MEASUREMENTS

To further validate the resistances from independent measurements and to characterize the extrinsic properties of our transistors, Cold FET [18] S-parameter measurements up to 67 GHz were performed. In the measurements, a high-frequency compatible design was used [19]. The devices were fabricated from similar nanowires as the DC transistors, but with different drain structure and gate-fingers. Contact pads were de-embedded by open/short structures. The difference on the drain structure and the process variability increased the total on-resistance. The measurements were performed to get confirmation on the access resistance.




FIGURE 6. Benchmarking (a) g_m and (b) I_{on} at $I_{off} = 100 \text{ nA}/\mu\text{m}$ against state-of-the-art III-V MOSFETs on Si [7], [17], [20]–[22]. All the metrics are taken at $V_{DS} = 0.5 \text{ V}$.




FIGURE 7. (a) Equivalent circuit of the MOSFET in off-state. (b) Cold-FET measurement results confirm low $R_s = 75 \pm 35 \Omega\mu\text{m}$. (c) Finger-gate structure used in high-frequency compatible design.

The transistor was biased at $V_{DS} = 0 \text{ V}$ and $V_{GS} = -0.2 \text{ V}$ to measure the access resistance. The equivalent circuit in the off-state and the finger gate design are shown in figure 7a,c. From the equivalent circuit, at the high frequency, access resistances can be extracted by using the z-parameters:

$$R_s = \text{Re}(z_{12}) = \text{Re}(z_{21}), \quad (3)$$

$$R_d = \text{Re}(z_{22}) - R_s. \quad (4)$$

The extracted values are shown in figure 7b. The determined resistance values are fairly constant starting at 40 GHz for R_s and R_g . The source resistance is estimated $R_s = 75 \pm 35 \Omega\mu\text{m}$, which is similar as what was extracted with the VS model, confirming the determined values. The drain resistance on the RF sample is considerably higher than DC-devices, which is attributed to the process variability and RF-compatible design.

V. CONCLUSION

Vertical heterostructure InAs/InGaAs MOSFETs with high performance are demonstrated. The device characteristics are modeled by virtual source model with a very high accuracy and the magnitude of the injection velocity and access resistances are determined. Injection velocity is compared to the ballistic model showing approximately 45% ballisticity. Effect of heterostructure and gate-alignment are more thoroughly discussed demonstrating the benefit of a low effective mass segment (InAs) on the source side for efficient injection and a wider band gap material on the drain side to limit parasitic effects.

REFERENCES

- [1] D. Yakimets *et al.*, “Vertical GAAFETs for the ultimate CMOS scaling,” *IEEE Trans. Electron Devices*, vol. 62, no. 5, pp. 1433–1439, May 2015, doi: [10.1109/TEDE.2015.2414924](https://doi.org/10.1109/TEDE.2015.2414924).
- [2] E. Lind, “High frequency III–V nanowire MOSFETs,” *Semicond. Sci. Technol.*, vol. 31, no. 9, 2016, Art. no. 093005, doi: [10.7567/JJAP.56.120306](https://doi.org/10.7567/JJAP.56.120306).
- [3] B. Yu, L. Wang, Y. Yuan, P. M. Asbeck, and Y. Taur, “Scaling of nanowire transistors,” *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 2846–2858, Nov. 2008, doi: [10.1109/TEDE.2008.2005163](https://doi.org/10.1109/TEDE.2008.2005163).
- [4] O.-P. Kilpi, J. Svensson, and L.-E. Wernersson, “Sub-100-nm gate-length scaling of vertical InAs/InGaAs nanowire MOSFETs on Si,” in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2017, pp. 17.3.1–17.3.4, doi: [10.1109/IEDM.2017.8268408](https://doi.org/10.1109/IEDM.2017.8268408).
- [5] X. Zhao *et al.*, “Sub-10 nm diameter InGaAs vertical nanowire MOSFETs,” in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2017, pp. 17.2.1–17.2.4, doi: [10.1109/IEDM.2017.8268407](https://doi.org/10.1109/IEDM.2017.8268407).
- [6] S. Ramesh *et al.*, “Record performance top-down In_{0.53}Ga_{0.47}As vertical nanowire FETs and vertical nanosheets,” in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2017, pp. 17.1.1–17.1.4, doi: [10.1109/IEDM.2017.8268406](https://doi.org/10.1109/IEDM.2017.8268406).
- [7] O.-P. Kilpi, J. Wu, J. Svensson, E. Lind, and L.-E. Wernersson, “Vertical heterojunction InAs/InGaAs nanowire MOSFETs on Si with $I_{on}=330 \mu\text{A}/\mu\text{m}$ at $I_{off}=100 \text{ nA}/\mu\text{m}$ and $V_D=0.5 \text{ V}$,” in *Proc. Symp. VLSI Technol.*, Kyoto, Japan, 2017, pp. T36–T37, doi: [10.23919/VLSIT.2017.7998191](https://doi.org/10.23919/VLSIT.2017.7998191).
- [8] A. Khakifirooz, O. M. Nayfeh, and D. Antoniadis, “A simple semiempirical short-channel MOSFET current–voltage model continuous across all regions of operation and employing only physical parameters,” *IEEE Trans. Electron Devices*, vol. 56, no. 8, pp. 1674–1680, Aug. 2009, doi: [10.1109/TEDE.2009.2024022](https://doi.org/10.1109/TEDE.2009.2024022).
- [9] O. P. Kilpi *et al.*, “Vertical InAs/InGaAs heterostructure metal–oxide–semiconductor field-effect transistors on Si,” *Nano Lett.*, vol. 17, no. 10, pp. 6006–6010, 2017, doi: [10.1021/acs.nanolett.7b02251](https://doi.org/10.1021/acs.nanolett.7b02251).
- [10] E. Memišević, E. Lind, and L.-E. Wernersson, “Thin electron beam defined hydrogen silsesquioxane spacers for vertical nanowire transistors,” *J. Vac. Sci. Technol. B*, vol. 32, no. 5, 2014, Art. no. 051211, doi: [10.1116/1.4895112](https://doi.org/10.1116/1.4895112).
- [11] J. Wu *et al.*, “RF characterization of vertical wrap-gated InAs/high- κ nanowire capacitors,” in *IEEE Trans. Electron Devices*, vol. 63, no. 2, pp. 584–589, Feb. 2016, doi: [10.1109/TEDE.2015.2506040](https://doi.org/10.1109/TEDE.2015.2506040).
- [12] C. B. Zota, L.-E. Wernersson, and E. Lind, “Single suspended InGaAs nanowire MOSFETs,” in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Washington, DC, USA, 2015, pp. 31.4.1–31.4.4, doi: [10.1109/IEDM.2015.7409808](https://doi.org/10.1109/IEDM.2015.7409808).
- [13] M. Lundstrom and Z. Ren, “Essential physics of carrier transport in nanoscale MOSFETs,” *IEEE Trans. Electron Devices*, vol. 49, no. 1, pp. 133–141, Jan. 2002, doi: [10.1109/16.974760](https://doi.org/10.1109/16.974760).
- [14] D.-H. Kim, J. A. del Alamo, D. A. Antoniadis, and B. Brar, “Extraction of virtual-source injection velocity in sub-100 nm III–V HFETs,” in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Baltimore, MD, USA, 2009, pp. 1–4, doi: [10.1109/IEDM.2009.5424268](https://doi.org/10.1109/IEDM.2009.5424268).
- [15] M. Berg *et al.*, “Electrical characterization and modeling of gate-last vertical InAs nanowire MOSFETs on Si,” *IEEE Electron Device Lett.*, vol. 37, no. 8, pp. 966–969, Aug. 2016, doi: [10.1109/LED.2016.2581918](https://doi.org/10.1109/LED.2016.2581918).

- [16] X. Zhao, A. Vardi, and J. A. del Alamo, "Excess off-state current in InGaAs FinFETs," *IEEE Electron Device Lett.*, vol. 39, no. 4, pp. 476–479, Apr. 2018, doi: [10.1109/LED.2018.2806559](https://doi.org/10.1109/LED.2018.2806559).
- [17] H. Hahn *et al.*, "A scaled replacement metal gate InGaAs-on-Insulator n-FinFET on Si with record performance," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2017, pp. 17.5.1–17.5.4, doi: [10.1109/IEDM.2017.8268410](https://doi.org/10.1109/IEDM.2017.8268410).
- [18] Y.-L. Lai and K.-H. Hsu, "A new pinched-off cold-FET method to determine parasitic capacitances of FET equivalent circuits," *IEEE Trans. Microw. Theory Techn.*, vol. 49, no. 8, pp. 1410–1418, Aug. 2001, doi: [10.1109/22.939921](https://doi.org/10.1109/22.939921).
- [19] S. Johansson, E. Memisevic, L.-E. Wernersson, and E. Lind, "High-frequency gate-all-around vertical InAs nanowire MOSFETs on Si substrates," *IEEE Electron Device Lett.*, vol. 35, no. 5, pp. 518–520, May 2014, doi: [10.1109/LED.2014.2310119](https://doi.org/10.1109/LED.2014.2310119).
- [20] M. L. Huang *et al.*, "High performance In_{0.53}Ga_{0.47}As FinFETs fabricated on 300 mm Si substrate," in *Proc. IEEE Symp. VLSI Technol.*, Honolulu, HI, USA, 2016, pp. 1–2, doi: [10.1109/VLSIT.2016.7573361](https://doi.org/10.1109/VLSIT.2016.7573361).
- [21] X. Zhou *et al.*, "Scalability of InGaAs gate-all-around FET integrated on 300mm Si platform: Demonstration of channel width down to 7nm and Lgdown to 36nm," in *Proc. IEEE Symp. VLSI Technol.*, Honolulu, HI, USA, 2016, pp. 1–2, doi: [10.1109/VLSIT.2016.7573420](https://doi.org/10.1109/VLSIT.2016.7573420).
- [22] C.-Y. Huang *et al.*, "Ultrathin InAs-channel MOSFETs on Si substrates," in *Proc. Int. Symp. VLSI Technol. Syst. Appl.*, Hsinchu, Taiwan, 2015, pp. 1–2, doi: [10.1109/VLSI-TSA.2015.7117566](https://doi.org/10.1109/VLSI-TSA.2015.7117566).

Authors' photographs and biographies not available at the time of publication.