# **METHODS & DESIGNS**

# Electronics for generating simultaneous random-dot cyclopean and monocular stimuli

ROBERT NEFF, SCOTT SCHWARTZ, and DAVID G. STORK Swarthmore College, Swarthmore, Pennsylvania

We present a design for a versatile electronic device that produces simultaneous dynamic cyclopean (disparity) and monocular visual stimuli on standard monitors. These stimuli consist of dynamic random-dot cinematograms with the cyclopean and monocular components under realtime simultaneous but independent control. For example, one possible stimulus consists of a horizontal sinusoidal disparity grating moving upward in the frontal plane, made from randomdot fields that move to the right at an arbitrary speed. The device can be controlled by any microcomputer with serial input/output capability.

Static random-dot stereograms have been used extensively in research of cyclopean brain functions (see, e.g., Julesz, 1971). Dynamic random-dot cinematograms must be used to investigate the cyclopean response to motion, such as the cyclopean motion aftereffect (Papert, 1964). Early cinematograms were produced as movies, precluding easy real-time interactive control (Julesz). Later efforts (Shetty, Brodersen, & Fox, 1979) enabled realtime dynamic control of only coarse cyclopean stimulus features. In these and other investigations, the monocular stimulus fields from which the cyclopean stimuli arose were temporally random, or "snowy." All coherent motion, then, was at the cyclopean level; there was no coherent motion at the monocular level. If the subject closed one eye, all coherent motion and relative depth disappeared.

To investigate the interaction between motion responses at the monocular and the cyclopean stages of the visual system, we devised a novel stimulus. The stimulus consists of a spatially periodic disparity-grating of arbitrary depth contour, that can move at arbitrary speed and nearly arbitrary direction. For instance, it can have a sine wave, square wave, or an arbitrary depth contour, and it can move at arbitrary speed (including zero) in either direction perpendicular to its wavefront. For any of these disparity conditions, the monocular records can be independently controlled: For instance, the individual dots comprising the right eye's and the left eye's images (the right and left records) could be temporally uncorrelated snow, could be random and approximately static, or could flow coherently in an arbitrary direction and speed.

This last feature permits us to produce stimuli in which the direction of motion of the disparity stimulus-the cyclopean motion-is different from the direction of the monocular motion. To envision the appearance of one such stimulus (here, an upward moving disparity grating with rightward moving monocular dots), a person can imagine viewing the following: a large, randomly spotted carpet lying atop parallel, horizontal cylinders on a floor. If the rollers move upward along the floor, the viewer sees a horizontal disparity grating moving upward in the vertical plane. If at the same time the carpet is pulled to the right, there will be monocular motion to the right. Presumably, as subjects view such a stimulus, their motion-sensitive systems that are stimulated monocularly process rightward motion, while their motion-sensitive systems that are stimulated by binocular disparity stimuli process upward motion.

### Theory and overview of electronics

The electronics have been designed as several distinct parts which connect simply. These parts include a computer interface, pseudo-random bit generator, pixel density control, monocular motion generator, cyclopean motion controller, video timing circuit, and video output circuit (Figure 1).

In broad outline, the components produce the stimuli as follows: The pseudo-random bit generator (PRBG) and the pixel density control (PDC) make a pseudo-random bit stream of arbitrary density (i.e., ratio of high- to lowvoltage periods). These bits eventually appear as dots on the display monitors. The monocular motion generator (MMG) controls this data stream to form a static, moving,

This work was supported by Grant EY-05342 from the National Institute of Health, National Eye Institute, to Dr. Stork. Reprint requests should be addressed to: David G. Stork, Physics Department and Neuroscience Program, Clark University, 950 Main Street, Worcester, MA 01610.




Figure 1. Functional block diagram. The computer interface sends controlling signals to the MMC, PDC, and CC. The clock and the video synchronization sections generate all necessary timing pulses.

or temporally random video image by resetting the PRBG at appropriate points in the display cycle. The cyclopean controller (CC) takes this bit stream and separates it into two streams, one for the left record, the other for the right record. It also introduces a relative shift between these two bit streams, which is translated into a relative spatial shift between the images of the right and the left records on the display screens. When viewed stereoscopically, via Wheatstone mirror system or red-green anaglyph system, as desired, this relative shift is interpreted by the subject as depth. The information from the CC is processed by the video output circuit and appears on the two video monitors. Meanwhile the video timing circuit generates necessary synchronizing signals used throughout the system.

Timing signals are based on a 19.66 MHz crystal oscillator, which is divided to produce the frequencies needed in circuit. The oscillator is used at its full rate in the CC. The timing signal is divided to produce a 9.83 MHz signal used as a pixel rate clock in the PRBG and the MMG. Further clock divisions are required for video timing and serial input/output (I/O).

## Pseudo-Random Bit Generator (PRBG) and Pixel Density Control (PDC)

The source of the pseudo-random dot pattern is the PRBG, which provides feedback by means of a series of shift registers and XOR gates. Our circuit utilizes the PRBG described by Horowitz and Hill (1983, p. 437). It consists of a series of shift registers (74LS164) and a few XOR gates (74LS86) (Figure 2). The output is a pseudo-random bit sequence, with a repeat cycle of  $2^{24}$  bits when run without reset. When reset, the PRBG begins to generate the same pseudo-random pattern every time. In experiments, we have found that this pattern is suitably random and the resulting dot pattern is not recog-

nized as the same from trial to trial. However, should a different random pattern be desired, it can be produced by using different feedback connections to the XOR logic.

Each shift register has eight outputs from which data are available. Any one of these outputs will have a bit density of 50% (i.e., half of the bit periods are assigned a high voltage, the other half a low voltage); by ANDing together several of the outputs, the net pixel density (the proportion of high voltage periods) may be decreased by a factor of 2, 4, 8, and so forth. Conversely, the bit density may be increased by ORing the outputs from the shift registers. The PDC, diagrammed in Figure 3, performs the ANDing described above.

### Monocular Motion Controller (MMC)

A static, monocular pattern is produced by resetting the PRBG at the same point on each screen; under such conditions, the same image is presented to a display monitor on each frame. This proper resetting is achieved in hardware by counting pixels and resetting the PRBG after a complete screen of pixels has been counted. Coherent monocular motion of each record is achieved by slightly varying this reset count; a higher count means adding bits to the data stream, a lower count means removing bits from it. For rightward motion of each record, the bit counter (the network of 74LS161s in Figure 4) is programmed to count for one full screen plus one pixel before resetting. Rightward monocular motion occurs as each pixel on the display monitor moves to the right by one pixel width each time the screen is refreshed. Downward vertical monocu-




Figure 2. Pseudo-random bit generator (PRBG). This PRBG has a free running repeat cycle of  $2^{24}$  bits, and includes a reset function, controlled by the MMC.




Figure 3. The pixel density control (PDC). This circuit selects the density of pixels, based on the number of high bits stored in the 74LS377. The pixel density equals  $2^{-n}$ , where n is the number of high bits set. The 74LS377 is loaded with a pattern of 1s and 0s, and where there is a 1 the corresponding input from the PRBG is ANDed with other inputs to generate the output data stream. When the 74LS377 is loaded with 1111111 (base 2) the output data stream is least dense, with 1 pixel for every 255 blank spaces. If the 74LS377 is loaded with 0000001 (base 2) the output data has a pixel density of 50%.

lar motion is achieved in an analogous manner; the bit counter is programmed to count for one full screen plus one line before resetting, thus adding one complete line per screen refresh. Motion in the opposite direction is achieved by removing lines or bits rather than adding them. Diagonal motion, a combination of the horizontal and vertical effects, is accomplished by adding or removing a nonintegral number of lines. [The process of creating the appearance of diagonal motion can be thought of as vector addition of the horizontal and vertical effects; the horizontal component involves units of one bit, and the vertical component involves units of 512 bits (in our case). The velocity resolution corresponds to one bit per frame.<sup>1</sup>]

To increase the velocity, more pixels or lines are added per refresh by making the reset count adjustment larger. For example, adding two pixels per screen refresh gives rightward motion twice as fast as adding only one pixel.

Specifically, this resetting is achieved in the following way: The 74LS161 counters, which are loaded by the computer with a number, count from this number up to an overflow, and then are loaded again, simultaneously resetting the PRBG. To count for one entire screen, the counters must be loaded with a number equal to their total count (2<sup>24</sup>) minus the total number of pixels per screen refresh. This number is loaded into the three 8-bit registers (74LS377) shown in Figure 4. Temporally random patterns are displayed by disabling the reset function and letting the PRBG free run. The control for disabling the reset function is the most significant bit of the first control register (the top bit in Figure 4). When this bit is set low, the resetting function is disabled and snowy patterns are displayed on the screen. For a static display, this bit must be set high to enable the resetting operation.

By sending a sequence of speed and direction instructions to the apparatus via a computer link, the experimenter may control a dynamically changing monocular background in real time. Unfortunately monocular speed resolution is low, since the counters must add an integral number of pixels or lines to the screen per refresh. In practice we have been able to use four speeds in any direction with this circuit.

# **Cyclopean Waveform Generation**

The cyclopean depth effect is attained by displacing each pixel in one field of view (the left record, for instance) an amount left or right relative to the corresponding dot in the other field of view (the right record) (Julesz, 1971). In producing horizontal disparity gratings, a disparity of N pixels for a given display line is achieved by shifting the bit stream for the left record by N/2 pixel periods, and the bitstream for the right record by -N/2 pixel periods. To do this, the output from the PRBG and PDC is fed into two serial-in/parallel-out shift registers (74LS164), 16 bits in total length. Two 74150s, connected to the parallel outputs of the shift-register, are used as 1-of-16 data selectors. One 74150 sends data to the left record; the other sends data to the right record. These components create a spatial shift on the video monitor by




Figure 4. The monocular motion controller (MMC). The three 74LS377s hold a number sent from the computer interface. This number is loaded into the 74LS161 binary counters, which are clocked by the system clock. When the 74LS161s overflow, "Reset" is momentarily drawn low, the number is reloaded, and the PRBG is reset (not shown). If the top bit in the top 74LS377 is set low, the reset function is disabled.

delaying the output of information to one record with respect to the other. For instance, if the left record is reading bit 3 of the shift register and the right record is reading bit 12, the information displayed on the left record is delayed by 9 clock cycles before it is displayed on the right. Since a video monitor scans from left to right, this 6-cycle delay results in a disparity of 9 to the right on the right record with respect to the left record.

In this circuit the disparities may range from 0-30, with 0 corresponding to the least apparent depth, and 30 corresponding to the greatest; a pixel with disparity value of 0 would appear to be close to the observer, while one with a value of 30 would appear far away. The shift registers are clocked at twice the pixel rate (i.e., at 19.66 MHz), allowing a minimum disparity of a half pixel width. This small disparity increment leads to stereo images that appear quite smooth and continuous. (The minimum angular disparity depends upon the monitors and optics employed, but probably is greater than the limit of stereoacuity.)

## **Cyclopean Controller (CC)**

To generate a horizontal cyclopean grating, a random access memory (RAM) is programmed before stimulus presentation with a set of 5-bit numbers, with each number indicating the value of the disparity on a given line of the record. During presentation, the RAM is read sequentially, with each successive entry controlling the disparity for a display line. After each line is displayed, the address of RAM is incremented by a line counter, and the disparity for the next line is used. For a stationary record, the line counter is loaded with a constant at the beginning of each refresh, giving the same count and the same data on the same lines on every refresh. In such a case, the horizontal grating does not move. This use of a programmable RAM allows enormous flexibility: The wave may be any function, including sine, square, and triangle waves, with any total depth or spatial frequency. The only restriction is that the RAM should be programmed with an integral number of waves; otherwise discontinuity problems may develop when the address increments from 255-0. Finally, the cyclopean gratings are limited to horizontal orientation. Consequently, cyclopean motion is vertical.

To make the cyclopean pattern move requires another counter. This counter (the two 74LS191s on the left in Figure 5) contains the number to be loaded into the line counter at the top of each screen. If it is not incremented, the line counter loads the same number on consecutive screens, and there is no cyclopean motion. If, however, the motion counter is incremented (decremented), the line counter starts at a higher (lower) number, shifting all the disparities up (down) on the record; thus, the cyclopean grating moves. (The cyclopean disparities move, but there is no effect on the motion of the monocular pattern. The two effects are completely independent.)

In our circuit, there are two ways of controlling the cyclopean motion, by direction control and by speed control. Direction control is possible by using the up/down (U/D) input on the two 74LS191s used as motion counters (Figure 5). When the input voltage is high (low), motion is up (down). For speed control, a digital frequency divider circuit is used. Typical speed of motion corresponds to approximately one line per frame. Controlling the speed requires incrementing the motion counter with the vertical synchronizing pulse (V<sub>sync</sub>). To permit control in either direction, we start with a signal clocking at four times the V<sub>sync</sub> rate, and put it through a programmable divide-by-16 circuit consisting of a 74LS161 and an inverter. This circuit may divide by between 2 and 16, yielding the necessary control. Note that the fastest velocity is two pixels per frame, while the slowest is one pixel per four frames. An input of 1,111 base 2 results in no clocking, and no motion. Greater speed resolution is possible, using instead a divide-by-256 circuit (Lancaster, 1974, p. 244).


#### **Computer Interface (CI)**


The computer interface (CI) shown in Figure 6 consists of two primary sections: The first converts a serial (RS-232) data stream into 16 bits of data and control information, and the second is a data distribution and control network that handles the flow of information across these lines to the control registers. The net result is that a command consisting of a few bytes of serial data may completely control the display. Because serial interfaces are common on microcomputers, the circuit can be controlled by practically any commercially available microcomputer.

The transmission from the serial I/O line to the four internal ports requires that the data sent consist of 4 bits of data and 4 bits indicating to which port the transmission is addressed. The data are carried in the four least significant bits of the byte, and the four most significant bits correspond to data being sent to bits D0-D3, D4-D7, A0-A3, and A4-A7 in Figure 6. Information lines D0 to D7 are data lines which carry information to data registers in the apparatus. Lines A0-A7 carry address and control information, indicating which data register should accept the information or control a function. The circuit described has one idiosyncracy: It cannot write to the same internal port on consecutive bytes. (This problem occurs only when writing to the same port consecutively, and does not affect consecutive writes to different internal ports.) To write to 1001 to A0-A3, followed by 0100, one sends the following:

Binary	Decimal	Comment	
0100 1001	73	Sends 1001 to A0-A3	
0000 0000	0	Does nothing	
0100 0100	68	Sends 0100 to A0-A3	

The baud rate clock for the AY3-1015 UART must be 16 times the baud rate desired for the rest of the device. We operated at 19,200 baud and required a clock of 307.2 kHz. This clock rate was generated by dividing the pixel








Figure 6. The computer interface (CI). The RS232 signal is converted to TTL level by the LM1489. The UART converts the serial data to 8 parallel bits. The 74LS74, 74LS75, and 74LS95 circuits expand this into four 4-bit ports, which make up a data bus and an address bus.




Figure 7. Internal data paths and interconnections. Address bits 0-3 control, through the 74LS138 selectors, the current display function. Either the current data (DO-D7) is latched into a corresponding 74LS377, written into the 6116 RAM, or the increment function changes the current location in RAM. All these integrated circuits appear on other diagrams, except the 74LS138 and the 74LS365.

clock by 32. This part of the circuit is peculiar to our design and is not included. In general a crystal oscillator (the pixel clock) is used with a divider circuit to generate this clock frequency. Single chip baud rate generators are also available.

Once information is on the internal ports, control of the records may take place. Figure 7 shows all data and control connections between these ports and the MMC, PDC, and CC. Data lines D0-D7 go to all registers, but data are loaded only when the control line for a particular register (74LS377) is toggled. In Figure 7 all registers are connected to a data selector (74LS138) which raises the line of the register corresponding to the value on the address lines (A0-A3). To load a number into the MMC control registers requires putting the data for the first register (1) on lines A0-A3, zeroing the address lines, and continuing to the next register. The same process works for the PDC and CC registers.

Writing to the CC involves writing a cyclopean pattern into RAM. Three processes are involved: enabling the CC for loading the RAM, writing to a particular location, and incrementing to the next location. Enabling the CC is done only once, but the writing and incrementing steps are repeated 256 times, once for each display line.

Enabling the CC requires only setting bit 5 (labeled "Enable" in Figure 5) to a 1 in the CC register. Writing to the current location in RAM consists of placing the value of the disparity (0-30) on data lines D0-D4. Then if A0-A3 are set to 6, the data is transmitted through the 74LS365 to the I/O pins on the RAM and written into the current location. To increment the current location in RAM, A0-A4 are set to 7 and reset to 0. In general it is a good idea to reset all address/control lines to 0 between operations, to avoid writing data to registers or RAM locations unexpectedly.

Summary of Operations Controlled by information on A0-A3:

Number	Operation
0	Nothing.
1	Load D0-D7 to MMC Register #1.
2	Load D0-D7 to MMC Register #2.
3	Load D0-D7 to MMC Register #3.
4	Load D0-D7 to PDC Register.
5	Load D0-D5 to CC Register.
6	Write D0-D4 to current location in RAM.
7	Increment to next location in RAM.

## Video Timing

The video timing circuitry should be tailored to the particular monitor(s) used. Our circuitry was set to match two Electrohome EVM2319 black-and-white (B&W) monitors, operating with a horizontal sweep rate of 19.2 kHz. With a non-interlaced display and a 60-Hz screen refresh, the monitor potentially could display 320 video lines. Twenty of these lines, however, are blanked for the vertical refresh period, with a vertical synchronizing pulse ( $V_{sync}$ ) occurring in the second quarter of the blanking period. Similarly, the pixel clock operates at 9.83 MHz, allowing 512 pixels per line. Of these, 128 have to be blanked during the horizontal retrace period. A horizontal synchronizing pulse ( $H_{sync}$ ) is also generated. These synchronizing signals are generated with a set of




Figure 8. The video timing circuit. The 74LS393s are dual 4-bit binary counters and may divide by 256. The lower set of logic gates generates the  $H_{blank}$  and  $H_{sync}$  signals from the pixel clock. The top set generates  $V_{blank}$  and  $V_{sync}$ . This particular circuit generates a visible screen of 384 horizontal lines by 300 vertical rows.

ripple counters and assorted MSI logic (Figure 8). The resulting video display is 300 lines by 384 pixels, an aspect ratio close to 3:4. This aspect ratio is advantageous since the displayed pixels are almost square.

#### Video Output

The video output circuit is made for output to two B&W monitors with a separate synchronous input (Figure 9). All signals are made to drive a 1-V signal into a 75-ohm load. This may need to be changed to match the particular video monitors used. The simplest video interface is with a color monitor with separate transistor-transistor logic (TTL) level (RGB) inputs. In this case the color and the synchronization signals red-green-blue travel directly from the TTL circuit to the RGB inputs. These monitors are readily available, but often limit the number of lines and pixels which may be displayed on the screen to approximately 240 by 280. (With fewer pixels a velocity of 1 pixel per refresh becomes a higher spatial velocity, and hence some speed resolution is lost.) We have chosen to use two B&W monitors because of the greater resolution in large screen (25-in.) B&W monitors, and because they eliminate intensity and filtering problems associated with anaglyph systems.




Figure 9. The video output circuit. This video output circuit is compatible with Electrohome EVM2319 B&W display monitors.

## **CONSTRUCTION HINTS**

The circuit elements cost less than \$150, including power supply. The components are mounted on four wirewrapped boards: The first board consists of the computer interface; the second includes the video timing and video output circuits; the third consists of the MMC, the PRBG, and the PDC; and the fourth holds the CC circuit. The four boards are mounted in a case with edge connectors making approximately 30 connections between boards. This setup makes the system modular: to change the video monitor system, for example, only one board has to be replaced. It also is possible to fit the entire circuit on a single 12 in.  $\times$  12 in. board.

The circuit diagrams in this article include all important connections; a few have been left out to simplify the diagrams. In general, we have omitted power and enable connections, all of which should be properly connected. Despiking capacitors should also be placed across the power connections to minimize ripple throughout the circuit. In general, one 0.1 microfarad capacitor per two integrated circuits is sufficient.

#### REFERENCES

- HOROWITZ, P., & HILL, W. (1983). The art of electronics. Cambridge University Press.
- JULESZ, B. (1971). Foundations of cyclopean perception. Chicago: University of Chicago Press.
- LANCASTER, D. (1974). TTL cookbook. Indianapolis: Howard W. Sams. PAPERT, S. (1964). Stereoscopic synthesis as a technique for localizing visual mechanisms. MIT Quarterly Progress Report, 73, 239-243.
- SHETTY, S. S., BRODERSEN, A. J., & FOX, R. (1979). System for generating dynamic random-element stereograms. Behavior Research Methods & Instrumentation, 11, 485-490.

#### NOTE

1. With modification, the equipment can also produce disparity gratings which are vertical or tipped by  $\pm 30$  degrees or  $\pm 60$  degrees, and which are static or moving in either direction. Cyclopean and monocular speed resolution may be improved. Further modifications permit generation of cyclopean flat or blanked video images instantaneously. Several cyclopean waveforms may be stored simultaneously, and displayed in a sequence to produce a standing disparity wave. These options may be beyond the requirements of many experiments, but the interested reader can obtain further information, such as circuit diagrams and an operating manual, from David G. Stork.

(Manuscript received October 19, 1984; revision accepted for publication April 5, 1985.)