

# Electrostatic Characteristics of High-k Stacked Gate-All-Around Heterojunction Tunnel Field Effect Transistor using Superposition Principle

usha C (✉ [usha.chintu.dec14@gmail.com](mailto:usha.chintu.dec14@gmail.com))

Dayananda Sagar College of Engineering <https://orcid.org/0000-0003-2035-7878>

**P Vimala**

Dayananda Sagar College of Engineering

**K Ramkumar**

Vellore Institute of Technology: VIT University

**V.N. Ramakrishnan**

Vellore Institute of Technology: VIT University

---

## Research Article

**Keywords:** Gate All Around Tunnel Field Effect Transistor, Heterojunction, Superposition Principle, Surface Potential, Electric Field, Drain Current and TCAD

**Posted Date:** August 6th, 2021

**DOI:** <https://doi.org/10.21203/rs.3.rs-708302/v1>

**License:**  This work is licensed under a Creative Commons Attribution 4.0 International License.

[Read Full License](#)

---

# Electrostatic Characteristics of High-k Stacked Gate-All-Around Heterojunction Tunnel Field Effect Transistor using Superposition Principle

\*<sup>1</sup>Dr.Usha.C, <sup>2</sup>Dr.P.Vimala, <sup>3</sup>K.Ramkumar, <sup>4</sup>Dr. V.N. Ramakrishnan

<sup>1,2</sup>Department of Electronics and Communication, Dayananda Sagar College of Engineering, Bangalore-560078

<sup>3,4</sup>School of Electronics Engineering, Vellore Institute of Technology, Vellore-632014  
E-mail: [ksr.cusha@gmail.com](mailto:ksr.cusha@gmail.com), [ervimala@gmail.com](mailto:ervimala@gmail.com), [ramkumar.ece2009@gmail.com](mailto:ramkumar.ece2009@gmail.com)  
And [vnramakrishnan@vit.ac.in](mailto:vnramakrishnan@vit.ac.in)

## Abstract

We use superposition method to model the electrostatic characteristics of high-k stacked Gate-All-Around Hetero Junction TFETs (GAA-HJTTFETs). The hetero junction is set up by using Ge/Si material in the source/channel respectively. The modeling is accomplished by considering the space charge regions at the source-channel/drain-channel junctions and the channel region. The surface potential in the channel region is obtained by applying superposition principle, where as in source/drain it is derived by solving 2-D/1-D Poisson's equation respectively. Furthermore, the electric field and drain current are modeled from the surface potential and Kane model respectively. The results are confirmed using ATLAS TCAD simulation.

## Keywords

Gate All Around Tunnel Field Effect Transistor, Heterojunction, Superposition Principle, Surface Potential, Electric Field, Drain Current and TCAD

## 1. Introduction

With years of continuous down-scaling the transistors in CMOS technology leads to

deteriorate the subthreshold swing (SS), leakage current and threshold voltage (VT) [1-3]. In addition, the power crisis faced by the device engineers, entail the gateway to the multi-gate/gate-all-around FETs, group III-V based FETs, super steep subthreshold slope FETs, and graphene/carbon-nanotube based FETs. Tunnel FETs is one such device which earned the awareness of researchers, because of its low sub-threshold swing (< 60 mV/decade) and reduced short channel effects [4, 5]. A three-terminal p-i-n device, where the source and drain are doped contrary, besides the channel is either intrinsic or lightly doped is called TFETs. It has two junctions namely, drain-channel junction (JDC) and source-channel (JSC). The carrier transport in TFETs is controlled by inter-band tunneling (BTBT), while thermionic emission in Metal Oxide Semiconductor FETs (MOSFETs). Though the device exhibits low SS and I<sub>off</sub>, but also suffers from low I<sub>ON</sub> and ambipolar conduction [6, 7]. In this regard, alternative approach such as gate engineering (i.e., employing of multi-gate/gate-all-around structures) [8-10], gate dielectric engineering (i.e., make use of high-k material as a gate dielectric) [11], work function engineering (i.e., employing asymmetric gate work


functions instead of symmetric) [12], tunnel engineering (i.e., bring in a heavily doped source pocket at the JSC such that its completely depleted) [13] and materials engineering (i.e., using lower band-gap materials like InAs, GaAs, InGaAs, SiGe and Ge as an alternative to Si) [14] mechanisms have been proposed to mitigate the shortcomings of TFETs.

Over the decades, quite a few analytical models for the electrical parameters in particular surface potential, electric field, threshold voltage and drain current for single/double gate and GAA-TFETs [15-17] with single/dual material gate (SMG/DMG) electrode were reported. The electrical outcomes of the aforementioned devices were examined by Verhulst et al. [15]. The 2-D electrostatic response of DG and GAA TFETs were reported by Pan et al. [16]. Vishnoi et al. [17] proposed the BTBT current model for DG-GAA-TFETs irrespective of the depletion regions at JSC and JDC by pseudo-2-D analytic modeling. The DMG in DG-TFETs exhibits better drive current and SS than SMG counterpart as reported by Kumar et al. [18] and Jain et al. [19]. Kumar et al. [20] and Prabhat et al. [21] reported the modeling of drive current and surface potential for DMG with SG/DG TFET structures respectively. The device performance by can be enhanced by replacing SiO<sub>2</sub> with pile up SiO<sub>2</sub> and a high-k dielectric in DG TFETs as reported by Kumar et al [22]. The proposed Ge-Si-Si hetero stacked gate dielectric GAA-TFET device provides better ION per unit area than its counterpart planner devices. Hence, developing an accurate model for surface potential, electric field and drain current becomes important.


The corroboration of this model is verified against previously published reports and 3D-numerical simulators [23]. The paper is presented as follows: Section 2 and 3 discuss

about the device architecture and results followed by conclusion.

## 2. Device Structure



**Fig. 1a.** 3-D view of high-k stacked GAA HJ-TFET



**Fig. 1b.** Cross sectional 2-D view of high-k stacked GAA HJ-TFET

Fig. 1(a) and Fig. 1(b) shows the 3-D and 2-D view of proposed TFETs, where the high-k dielectric is deposited on top of the low-k dielectric. The device specifications are tabulated in the table 1. Three depletion regions are considered for modeling namely region I, II and III are source-channel, channel and drain-channel respectively. The length of three corresponding regions are considered as  $L_1$ ,  $L_2$  and  $L_3$ . The potentials across the corresponding regions are  $\psi_0, \psi_1, \psi_2$  and  $\psi_3$ .

Table 1. List of parameters for High-k stacked GAA HJ-TFET

Sl.N	Symbo	Description	Value
1	$N_S$	Source	$1 \times 10^{20}$
2	$N_C$	Channel	$1 \times 10^{16}$
3	$N_D$	Drain	$5 \times 10^{18} \text{c}$
4	$L_2$	Length of the	50 nm
5	$\phi_m$	Work function	4.3 eV
6	$t_{ox}$	Thickness of	1 nm
7	$t_k$	Thickness of	2 nm
8	$t_{si}$	Thickness of Si	13 nm
9	$\epsilon_o$	Permittivity of	$8.854 \times 10$
10	$\epsilon_{si}$	Permittivity of	$11.9 \epsilon_o$
11	$\epsilon_{ox}$	Permittivity of	$3.9 \epsilon_o$




Fig. 2. Energy Band profile of proposed GAA HJ-TFET

Fig. 2. depicts the band profile of the proposed device. When  $V_{GS} = 0 \text{ V}$  (OFF-State) the inter-band tunneling is inhibited, as a result no electrons tunnel through the depletion region at  $J_{SC}$ . When  $V_{GS} = 1 \text{ V}$  (ON-State) the energy band gap reduces and inter-band tunneling is permitted which allows the electrons to tunnel from the source to channel. The tunneling rate of electrons is high in hetero-junction devices compared to homo-junction devices due to narrow bandgap materials at source.

### 3. MODEL DERIVATION

Figure 1(b) shows the 2-D view of the device

considered for modeling. The co-ordinates of the device were denoted by  $z$  and  $r$ - axes and the junction potentials were given by  $\psi_0, \psi_1, \psi_2$  and  $\psi_3$  at  $z=0, z_1=L_1, z_2=L_1+L_2$  and  $z_3=L_1+L_2+L_3$ .

#### 3.1. Modeling of Potential in the channel

The distribution of potential in the gate all around device is same as the double gate device structure. The tubular symmetry nature of the proposed device leads to an angular co-ordinate independent of surface potential. Thus, the 2-D Poisson's equation of cylindrical co-ordinates is considered for modeling and in channel region it is given by

$$\frac{1}{r} \frac{\partial}{\partial r} \left( r \frac{\partial \psi_{ch}(z,r)}{\partial r} \right) + \frac{\partial^2 \psi_{ch}(z,r)}{\partial z^2} = \frac{q}{\epsilon_{si}} \eta \quad (1)$$

Where  $\psi_{ch}(z,r)$  is potential across the channel,  $\epsilon_{si}$ - permittivity of silicon. The charge density of mobile carriers across the channel is given as

$$\eta = \eta_i \exp \left( \frac{\psi_{ch}(z,r) - V(z,r)}{V_T} \right) \quad (2)$$

Where  $V_T = \frac{KT}{q}$  the thermal voltage at 300 K and  $V$  the non-equilibrium quasi-Fermi level referred to Fermi level of source region with the boundaries given by [24].

$$V(0, r) = 0 \quad (3)$$

$$V(L_2, r) = V_{DS} \quad (4)$$

The quasi-Fermi level is almost constant in the radial direction [25].  $V_{DS}$  is approximated to be drain-source voltage along the channel except at the left verge of the channel. At the channel electrostatic potential boundary conditions are

$$C_d \left[ V_{GS} - \phi_{ms1,i} - \psi_{ch}(z, r = r_0) \right] = \epsilon_{si} \left. \frac{\partial \psi_{ch}(z, r)}{\partial r} \right|_{r=r_0} = \left. \frac{d\varphi_1(r)}{dr} \right|_{r=0} = 0 \quad (13)$$

$$\psi_{ch}(0, r) = \phi_{0s} \quad (5)$$

$$\psi_{ch}(L, r) = \phi_{0d} \quad (6)$$

Where  $C_d$  the capacitance dielectric per unit area.

$$C_d = \frac{\epsilon_{ox}}{r_0 \ln \left( 1 + \frac{t_{ox}}{r_0} \right)} \quad (7)$$

Where  $r_0 = \frac{t_{si}}{2}$ ,  $\phi_{ms1,i}$  the work function of gate referenced to the silicon material

$$\phi_{ms1,i} = \phi_m - \left( \chi_{si} + \frac{E_{gsi}}{2q} \right) \quad (8)$$

$\phi_m$ ,  $\chi_{si}$ ,  $E_{gsi}$ ,  $\phi_{os}$  and  $\phi_{od}$  are the work function of gate, electron affinity of Si, energy band gap of Si, the left end and right end potentials respectively.

$$\psi_{ch}(z, r) = \varphi_1(r) + \varphi_2(z, r) \quad (9)$$

Where  $\varphi_1(r)$  is the solution of 1-D Poisson's equation obtained as shown below

$$\frac{1}{r} \frac{\partial}{\partial r} \left( r \frac{\partial \varphi_1(r)}{\partial r} \right) = \frac{q}{\epsilon_{si}} n_i \exp \left( \frac{\varphi_1(r) - V}{V_T} \right) \quad (10)$$

The boundary condition at the interface of silicon-dielectric is

$$C_{ox} [V_{GS} - \phi_{ms} - \varphi_1(r = r_0)] = \epsilon_{si} \left. \frac{d\varphi_1(r)}{dr} \right|_{r=r_0} \quad (11)$$

Considering the symmetric of the structure by

Using equation (12) and (13), 1-D potential is obtained as

$$\varphi_1(r) = V + U_T \ln \left( \frac{8B\epsilon_{si}}{qn_i (Br^2 + 1)^2} \right) \quad (12)$$

Substituting equation (14) in equation (12), we can determine B

$$\frac{V_{GS} - \phi_{ms} - V}{U_T} - \ln \left( \frac{8B\epsilon_{si}}{qn_i (Br_0^2 + 1)^2} \right) = -\frac{4BU_T r}{C_{ox}(Br^2 + 1)} \quad (13)$$

From equation (10) the solution  $\varphi_2(z, r)$  2-D potential equation is obtained from residual 2-D equation

$$\nabla^2 \varphi_2(z, r) = \frac{q}{\epsilon_{si}} \times n_i \exp \left( \frac{\varphi_1(r) - V}{U_T} \right) \times \left[ \exp \left( \frac{\varphi_2(z, r)}{U_T} \right) - 1 \right] \quad (14)$$

The boundary conditions to be satisfied by  $\varphi_2(z, r)$  are [24]

$$\varphi_2(0, r) = \varphi_{os} - \varphi_1(r) \quad (15)$$

$$\varphi_2(L, r) = \varphi_{od} - \varphi_1(r) \quad (16)$$

$$C_{ox} [-\varphi_2(z, r = r_0)] = \epsilon_{si} \left. \frac{\partial \varphi_2(z, r)}{\partial r} \right|_{r=r_0} \quad (17)$$

Assuming  $\varphi_2/U_T$  is small equation (16) is reduced to 2-D Laplace equation. This approximation is valid in TFETs [26]. The separation of variable method is used to derive the  $\varphi_2(z, r)$ . The expression attained is

$$\varphi_2(z, r) = \left[ C_0 e^{\frac{\lambda}{r_0} z} + C_1 e^{-\frac{\lambda}{r_0} z} \right] J_0(\lambda, r) \quad (18)$$

where  $J_i(x)$  is the first kind Bessel function of the order  $i$ . Using (20) in (18) gives the separation factor  $\lambda$  relation (should be a positive value)

$$C_{ox} \frac{r_0}{\varepsilon_{si}} = \lambda \frac{J_1(\lambda)}{J_0(\lambda)} \quad (21)$$

Consider  $C_r = C_{ox} \frac{r_0}{\varepsilon_{si}}$ . Applying the boundary conditions (17) and (18) in equation (20) to obtain the expression for the co-efficient of equation (20) (detailed derivation is given in Appendix).

$$C_0 = \frac{1}{2NSinh\left(\frac{\lambda L}{r_0}\right) + S_1 V_a} \left[ \frac{J_1(\lambda)}{\lambda} (\phi_{oD} - \phi_{oS}) \exp\left(-\frac{L\lambda}{r_0}\right) \right] \quad (22)$$

$$C_1 = \frac{1}{2NSinh\left(\frac{\lambda L}{r_0}\right) + S_2 V_a} \left[ \frac{J_1(\lambda)}{\lambda} \left[ \phi_{oS} \exp\left(\frac{L\lambda}{r_0}\right) - \phi_{oD} \right] \right] \quad (23)$$

Based on the device dimensions,  $S_1, S_2$  and  $N$  are given by

$$S_1 = \exp\left(-\frac{L\lambda}{r_0}\right) - 1 \quad (24)$$

$$S_2 = 1 - \exp\left(\frac{L\lambda}{r_0}\right) \quad (25)$$

$$N = \frac{J_0^2(\lambda)}{2} \left[ \left(\frac{C_r}{\lambda}\right)^2 + 1 \right] \quad (26)$$

The total potential across the channel of proposed device is gained by adding the potential terms obtained from equations (14) and (20).

### 3.2. Modeling of Potential in the depletion region of Source

The depletion region across the source cannot be neglected for higher voltages, thus the voltage drop along this region is to be considered. The 2-D Poisson's equation in region R1 is given by

$$\frac{1}{r} \frac{\partial}{\partial r} \left( r \frac{\partial \varphi_s(z, r)}{\partial r} \right) + \frac{\partial^2 \varphi_s(z, r)}{\partial z^2} = \frac{qN_A}{\varepsilon_{si}} \quad -L_1 \leq x \leq 0 \quad (27)$$

Where  $\varphi_s(z, r)$  is electrostatic potential that refers to the fermi level in the source region and  $N_A$  is the doping concentration in the source. The electrostatic potential along the  $r$  direction is approximated to parabolic approximation equation [27].

$$\varphi_s(z, r) = A_0(z) + A_1(z)r + A_2(z)r^2 \quad (28)$$

The boundary conditions to obtain the co-efficient of the parabolic approximation equation are

$$\varphi_s(z, r) = \varphi_s(z) \quad (29)$$

$$\left. \frac{d\varphi_s(z, r)}{dr} \right|_{r=0} = 0 \quad (30)$$

$$C_f [V_{GS} - \phi_{ms,i} - \phi_s(z)] = \varepsilon_{si} \left. \frac{\partial \varphi_s(z, r)}{\partial r} \right|_{r=r_0} \quad (31)$$

Where  $C_f = \frac{2}{\pi} C_{ox}$  is the fringing field effect considered by the conformal mapping techniques as[28]. Applying the boundary conditions to equation (28), we obtain the co-efficient as

$$A_0(z) = -\frac{r_0 C_{ox}}{\pi \varepsilon_{si}} (V_{GS} - \phi_{ms,i}) + \left( 1 + \frac{r_0 C_{ox}}{\pi \varepsilon_{si}} \right) \varphi_s(z) \quad (32)$$

$$A_1(z) = 0 \quad (33)$$

$$A_2(z) = \frac{C_{ox}}{\pi\epsilon_0\epsilon_{si}} (V_{GS} - \phi_{ms,i} - \phi_s(z)) \quad (34)$$

Substituting  $A_0(x)$ ,  $A_1(x)$  and  $A_2(x)$  in the parabolic equation (28), we get

$$\frac{\partial^2 \phi_s(z)}{\partial z^2} - \frac{4C_{ox}}{\pi\epsilon_0\epsilon_{si}} \phi_s(x) = \eta \quad (35)$$

$$\text{Where } \eta = \frac{qN_A}{\epsilon_{si}} - \frac{1}{K_d^2} (V_{GS} - \phi_{ms,i}),$$

$$K_d = \sqrt{\frac{\pi\epsilon_0\epsilon_{si}}{4C_{ox}}}$$

The general solution of equation (35) is

$$\phi_s(z) = B_0 \exp\left(\frac{z+L_1}{K_d}\right) + B_1 \exp\left(-\frac{z+L_1}{K_d}\right) + \eta \quad (36)$$

The  $\phi_s$  expression has to satisfy the boundary conditions as below

$$1. \quad \phi_s(0) = \phi_{0s} \quad (37)$$

$$2. \quad \phi_s(-L_1) = -V_T \ln\left(\frac{N_A}{n_i}\right) \quad (38)$$

$$3. \quad \left. \frac{d\phi_s(z)}{dz} \right|_{z=-L_1} = 0 \quad (39)$$

On applying the above boundary conditions from equation (37) to equation (39) in equation (36), the expression is obtained as

$$\phi_s(z) = \eta - \left( \left( \eta + V_T \ln\left(\frac{N_A}{n_i}\right) \right) \cosh\left(\frac{z+L_1}{K_d}\right) \right) \quad (40)$$

The length of the depletion region at the source is obtained from the potential model when  $z=0$  in equation (36)

$$L_1 = K_d \cosh^{-1}\left(\frac{\eta - \phi_{0s}}{\eta - V_{F,S}}\right) \quad (41)$$

$$\text{Where } V_{F,S} = -V_T \ln\left(\frac{N_A}{n_i}\right), \quad \text{equation (40)}$$

represents the depletion length  $L_1$  depends on the gate to source voltage and through  $\eta$  and  $\phi_{0s}$

### 3.3. Modeling of Potential in the depletion region of Drain

For lower gate voltages the drain length cannot be neglected. Thus the modeling of potential at the drain depletion region is derived by neglecting the radial direction. The 1-D Poisson's equation in region (R3) is given as

$$\frac{\partial^2 \phi_D(z)}{\partial z^2} = -\frac{qN_D}{\epsilon_{si}} \quad L_2 \leq z \leq L_2 + L_3 \quad (42)$$

Where  $\phi_D(z)$  is electrostatic potential that refers to the Fermi level in drain region and  $N_D$  is the doping concentration of drain region. The fringing field is ignored in this modeling. The boundary conditions are

$$1. \quad \phi_D(L_2) = \phi_{0D} \quad (43)$$

$$2. \quad \phi_D(L_2 + L_3) = V_{DS} + V_T \ln\left(\frac{N_D}{n_i}\right) \quad (44)$$

On integrating equation (41) twice and applying boundary condition the following expression is obtained as

$$\begin{aligned} \phi_D(z) = & -\frac{qN_D}{2\epsilon_{si}} (z - L_1 - L_3)^2 + \\ & \left( \frac{V_{F,D} - \phi_{0D}}{L_3} - \frac{qN_D L_3}{2\epsilon_{si}} \right) (z - L_2 - L_3) \\ & + V_{F,D} \end{aligned} \quad (45)$$

Where  $V_{F,D} = V_{DS} + V_T \ln\left(\frac{N_D}{n_i}\right)$ . The electric field in lateral direction approaches to zero at the right edge of drain depletion region.

$$\left. \frac{d\phi_D(z)}{dz} \right|_{z=L_2+L_3} = 0 \quad (46)$$

The depletion length at the drain region is gained by the potential model

$$L_3 = \pm \sqrt{\frac{2\epsilon_{si}}{qN_D} (V_{F,D} - \phi_{0D})} \quad (47)$$

### 3.4. Modeling of Drain Current

The drain current modeling is derived using Kane's Model. The minimum tunneling path length is taken into consideration for calculating tunneling current. The tunneling path is defined as path between conduction band energy point and valance band energy point at the tunneling junction where inter-band tunneling mechanism takes place. Its length show a discrepancy from shortest tunneling path ( $l_{short}$ ) to longest tunneling path ( $l_{long}$ ).

In Kane's Model, the band BTBT generation rate ( $G_{BTBT}$ ) of carriers per unit volume per unit time is given as [29]

$$G_{BTBT} = \frac{A_{kane}}{\sqrt{E_g}} |E_{z,r}|^\alpha \cdot \exp\left(-B_{kane} \cdot \frac{E_g^{\frac{3}{2}}}{|E_{z,r}|}\right) \quad (48)$$

Where  $|E_{z,r}|$  is the magnitude of electric field expressed as  $|E_{z,r}| = \sqrt{E_z^2 + E_r^2}$ ,  $\alpha$  is 2 for the direct and 2.5 for indirect band gap tunneling,  $A_{kane}$  and  $B_{kane}$  are the Kane's constant with values  $A_{kane} = 3.5 \times 10^{21} \text{ eV}^{0.5} / \text{cm} \cdot \text{s} \cdot \text{V}^2$  and  $B_{kane} = 2.25 \times 10^7 \text{ V} / \text{cm} \cdot \text{eV}^{1.5}$  [29][30].

The drain current is derived by integrating  $G_{BTBT}$  over the tunneling volume [31]

$$I_{BTBT} = \frac{qA_{kane}}{\sqrt{E_g}} \cdot \int_V E_z \cdot E_{avg}^{\alpha-1} \cdot \exp\left(-B_{kane} \cdot \frac{E_g^{\frac{3}{2}}}{E_{avg}}\right) dV \quad (49)$$

Since equation (47) represents the exponential function of electric field, radial term is neglected in  $G_{BTBT}$ . The channel lateral electrical field is obtained from the derivative of equation (20), which is expressed as

$$E_z(z, r) = \frac{\lambda}{r_0} \cdot \left[ C_0 \exp\left(\lambda \frac{z}{r_0}\right) - C_1 \exp\left(-\lambda \frac{z}{r_0}\right) \right] \cdot J_0(\lambda \cdot r) \quad (50)$$

$E_{avg}$  Is an average electric field in the z-direction over the tunneling path and can be expressed as [31]

$$E_{avg} = \frac{E_g}{qL_T} \quad (51)$$

Where  $L_T$  is tunneling path length, substituting average and lateral electric field in equation (49)

Yields,

$$I_{BTBT} = \frac{2\pi\lambda q A_{kane}}{r_0 \sqrt{E_g}} \int_0^{r_0} \int_0^{l_{long}} \left[ C_0 \exp\left(\lambda \frac{z}{r_0}\right) - C_1 \exp\left(-\lambda \frac{z}{r_0}\right) \right] r J_0(\lambda \cdot r) \times \exp\left(-qB_{kane} \frac{E_g^{\frac{3}{2}}}{z}\right) \cdot \left(\frac{E_g}{qz}\right)^{\alpha-1} dz dr \quad (52)$$

The  $I_{BTBT}$  is calculated by integrating equation (52) over the exponential terms due



rapid change of exponential term than the polynomial term ( $1/z^{\alpha-1}$ )

$$I_{BTBT} = \frac{2\pi\lambda q A_{kane}}{r_0 \sqrt{E_g}} \left( \frac{E_g}{q} \right)^{\alpha-1} \times [H(l_{short}) - H(l_{long})] \times \left( \frac{r_0}{\lambda} \right) \times J_1(\lambda \cdot r_0) \quad (53)$$

Where  $H(z)$  is defined as

$$H(z) = \frac{1}{z^{\alpha-1}} \left( A_0 \exp\left[ \frac{C_0}{A_0} z \right] + B_0 \exp\left[ -\frac{C_1}{B_0} z \right] \right) \quad (54)$$

Where  $A_0 = \frac{C_0}{\frac{\lambda}{r_0} - qB_{kane} E_g^{\frac{1}{2}}}$  and

$$B_0 = \frac{C_1}{\frac{\lambda}{r_0} + qB_{kane} E_g^{\frac{1}{2}}}$$

### 3.5 Modeling of transconductance

The transconductance is derived from drain current as


$$g_m = \frac{\partial I_{BTBT}}{\partial V_{GS}} \quad (55)$$

## 4. Result and Discussion


In this section, the results are plotted for the analytical modeling and validated using the ATLAS TCAD Simulation tool. The channel length of the proposed model is of 50 nm with source and drain length of 20 nm. The simulation models used for the simulation of the device are Concentration Dependent, Lombardi Model, Boltzmann, Shockley-Read-Hall, Auger and Band-to-Band.

Fig. 3. represents the surface potential profile along the channel length for gate to

source voltage of 0 V and 1 V. It is studied that electron density across the channel increases with increase in gate voltage, especially near the drain region. The extension of drain/source depletion regions is observed at low/high gate voltages. The surface potential profile of model is close to the simulation results. Fig. 4. shows the surface potential profile along the channel length for different silicon thickness 13 nm, 14 nm and 15 nm. It is observed from plot that higher the thickness of silicon higher the surface potential value. As the thickness of silicon is high the electron density increase, due to which the conductivity increases along the channel, further increases the surface potential value.




**Fig. 3.** Surface potential profile along the channel of the TFET for different  $V_{GS}$




**Fig. 4.** Surface potential profile for different  $t_{si}$


Fig. 5. depicts the surface potential profile along the channel for different drain voltages of 0 V and 1 V. Plot represents the variation of potential across the drain region and constant over the source and channel region. As the drain voltage is varied the potential profile changes across the drain region due to increase in carrier density. Fig. 6. comparison plot of lateral electric field profile for with high-k and without high-k GAA HJTFET. It is studied that the high-k stacked GAA HJTFET has higher electric field profile than GAA TFET. The peak across the source and channel region is due to variation of the potential. The peak is low at the drain to channel region of high-k GAA HJ TFET than GAA TFET. Figure 7 shows the comparison of drain current variation with the gate voltage, it is observed that high-k stacked GAA-HJTFET is having higher drain current than GAA-HJTFET due to the higher tunneling rate.




**Fig. 5.** Surface potential profile along the channel length for different  $V_{DS}$




**Fig. 6.** Comparison plot of Electric Field profile along the channel




**Fig. 7.** Comparison  $I_D$  vs  $V_{GS}$  with and without high-k GAA-HJTFET



**Fig. 8.**  $I_D$  vs  $V_{GS}$  for different work function



**Fig. 9.**  $I_D$  vs  $V_{DS}$  for the proposed device at different  $V_{GS}$



**Fig. 10.**  $g_m$  vs  $V_{GS}$  of the proposed device

Fig. 8. depicts the drain current variations with gate voltage for different work functions of 4.2 eV and 4.3 eV. It is observed that OFF-state current is low and ON-state current is high, thus the  $I_{ON}/I_{OFF}$  ratio is high of  $10^{15}$ . Fig. 9. shows the drain current variation with drain voltage for different gate voltages of 0.5 V and 1 V. It represents that higher the gate to source voltage higher the drain current. Fig.10. shows the transconductance variation with the gate voltage. The transconductance is high for the high-k stacked GAA-HJTFET

which in turn increases the sensitivity of the device operation.

## 5. Conclusion

In this paper, analytical modeling of high-k stacked GAA-HJTFET is developed. First the electrostatic potential modeling of high-k GAA-HJTFET is considered. To enhance the performance and reliability of model compared to previously reported devices the charge carriers across the depletion regions and channel were taken into account. The analysis is accomplished considering three depletion regions such as channel, source and drain. The analytical modeling in the channel is derived using the superposition technique, in which 1-D Poisson's and 2-D Poisson's equations are considered. The modeling in the source region is derived using 2-D Poisson's equation with the parabolic approximation techniques. The drain region is modeled using the 1-D Poisson's equation. The potential distribution modeling is used to develop the lateral electric field, minimum tunneling length and current of the model proposed. The drain current is modeled using the Kane's Model, in which the drain current is derived by integrating the BTBT generation rate. The results plotted showed the excellent match with the simulation results. The model suggested is appropriate for the low-power VLSI applications.

## Appendix A

Using the continuity of lateral electric field across the source/channel interface, the potential  $\varphi_{0S}$  is expressed as

$$\left. \frac{d\phi_s(z)}{dz} \right|_{z=0} = \left. \frac{\partial \varphi_C(z, r=r_0)}{\partial x} \right|_{z=0} \quad (A1)$$

From equation (A1), we obtain

$$\begin{aligned}
& -\frac{1}{k_d} \left( \phi_0 + V_T \ln \left( \frac{N_A}{n_i} \right) \right) \sinh \left( \frac{L_1}{k_d} \right) \\
& = \frac{\lambda}{r_0} (C_0 - C_1) J_0(\lambda \cdot r_0)
\end{aligned} \quad (\text{A2})$$

Using the continuity of lateral electric field across the drain/channel interface, the potential  $\varphi_{0D}$  is expressed as

$$\left. \frac{\partial \varphi_C(z, r = r_0)}{\partial z} \right|_{z=L_2} = \left. \frac{d\varphi_D(z)}{dz} \right|_{z=L_2} \quad (\text{A3})$$

From equation (A3) we obtain

$$\begin{aligned}
& \frac{V_{F,D} - \varphi_{0D}}{L_3} + \frac{qN_D L_3}{2\epsilon_{si}} \\
& = \frac{\lambda}{r_0} \left( C_0 \exp \left( \frac{\lambda L_2}{r_0} \right) - C_1 \exp \left( -\frac{\lambda L_2}{r_0} \right) \right) J_0(\lambda \cdot r_0)
\end{aligned} \quad (\text{A4})$$

Further simplifying using (A2) and (A4) the  $\varphi_{0S}$  and  $\varphi_{0D}$  are solved to obtain expressions.

## Appendix B

Substituting potential model equation (20) in the boundary condition equation (17), we get

$$\sum_{m=1}^{\infty} (C_0 + C_1) J_0 \left( \frac{\lambda_m}{r_0} r \right) = \varphi_{0S} - \varphi_{1D}(r) \quad (\text{B1})$$

The above equation is solved by Fourier-Bessel series

$$C_0 + C_1 = \frac{1}{N} \left( \varphi_{0S} \frac{J_1(\lambda)}{\lambda} - V_a \right) \quad (\text{B2})$$

Where

$$V_a = \frac{1}{r_0^2} \int_0^{r_0} r \varphi_{1D}(r) \cdot J_0 \left( \frac{\lambda}{r_0} \cdot r \right) \cdot dr \quad (\text{B3})$$

Similarly using boundary condition equation (18) we get

$$\begin{aligned}
& \sum_{m=1}^{\infty} \left[ C_0 \exp \left( \frac{\lambda_m L_2}{r_0} \right) + C_1 \exp \left( -\frac{\lambda_m L_2}{r_0} \right) \right] \times J_0 \left( \frac{\lambda_m}{r_0} r \right) \\
& = \varphi_{0D} - \varphi_{1D}
\end{aligned} \quad (\text{B4})$$

and

$$C_0 \exp \left( \frac{\lambda L_2}{r_0} \right) + C_1 \left( -\frac{\lambda L_2}{r_0} \right) = \frac{1}{N} \left( \varphi_{0D} \frac{J_1(\lambda)}{\lambda} - V_a \right) \quad (\text{B5})$$

The  $C_0$  and  $C_1$  can also be obtained from (B2) and (B5)

## References

- [1] Kumar, M., Jit, S.: A novel four-terminal ferroelectric tunnel FET for quasi-ideal switch. *IEEE Trans. Nanotechnol.* **14**, 600–602 (2015)
- [2] Kumar, M., Jit, S.: Effects of electrostatically doped source/drain and ferroelectric gate oxide on subthreshold swing and impact ionization rate of strained-Si-on-insulator tunnel field-effect transistors. *IEEE Trans. Nanotechnol.* **14**, 597–599 (2015)
- [3] Nagavarapu, R., Jhaveri, R., Woo, J.C.S.: The tunnel source (PNPN) n-MOSFET: a novel high-performance transistor. *IEEE Trans. Electron Devices* **55**, 1013–1019 (2008)
- [4] Gholizadeh, M., Hosseini, S.E.: A 2-D analytical model for doublegate tunnel FETs. *IEEE Trans. Electron Devices* **61**, 1494–1500 (2014)
- [5] Kumar, M.J., Janardhanan, S.: Doping-less tunnel field effect transistor: design and investigation. *IEEE Trans. Electron Devices* **60**, 3285–3290 (2013)
- [6] Saurabh, S., Kumar, M.J.: Novel attributes of a dual material gate nanoscale tunnel field-effect transistor. *IEEE Trans. Electron Devices* **58**, 404–410 (2011)
- [7] Choi, W.Y., Park, B.G., Lee, J.D., Liu, T.J.K.: Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less

than 60 mV/dec. IEEE Electron Device Lett. **28**, 743–745 (2007)

[8] Bhuwalka, K.K., Schulze, J., Eisele, I.: Scaling the vertical tunnel FET with tunnel bandgap modulation and gate work function engineering. IEEE Trans. Electron Devices **52**, 909–917 (2005)

[9] Lee, M., Jeon, Y., Jung, J.C., Koo, S.M., Kim, S.: Feedback and tunneling operations of a p+-i-n+ silicon nanowire field-effect transistor. Nanotechnology **29**, 43 (2018)

[10] Moselund, K.E., Bjork, M.T., Schmid, H., Ghoneim, H., Karg, S., Lortscher, E., Riess, W., Riel, H.: Silicon nanowire tunnel FETs: low-temperature operation and influence of high-gate dielectric. IEEE Trans. Electron Devices **58**, 2911–2916 (2011)

[11] Usha, C., Vimala, P.: A tunneling FET exploiting in various structure and different models: a review. Int. Conf. Innov. Inf. Embedded Commun. Syst. **6**, 72–76 (2015)

[12] Usha, C., Vimala, P.: Analytical drain current model for fully depleted surrounding gate TFET. J. Nano Res. **55**, 75–81 (2018)

[13] Lu, H., Seabaugh, A.: Tunnel field-effect transistors: state-of-the-art. IEEE J. Electron Device Soc. **2**, 44–49 (2014)

[14] Vishnoi, R., Kumar, M.J.: Compact analytical drain current model of gate-all-around nanowire tunneling FET. IEEE Trans. Electron Devices **61**, 2599–2603 (2014)

[15] Khaveh, H.R.T., Mohammadi, S.: Potential and drain current modeling of gate-all-around tunnel FETs considering the junctions depletion regions and the channel mobile charge carriers. IEEE Trans. Electron Devices **63**, 5021–5029 (2016)

[16] Bagga, N., Dasgupta, S.: Surface potential and drain current analytical model of gate all around triple metal TFET. IEEE Trans. Electron Devices **64**, 606–613 (2017)

[17] Kumar, S., Singh, K., Goel, E., Singh, B., Kumar, M., Jit, S.: A compact 2-D analytical model for electrical characteristics of double-gate TFETs with SiO<sub>2</sub>/high-k<sub>2</sub> stacked gate-oxide structure. IEEE Trans. Electron Devices **63**, 960–968 (2016)

[18] Kumar, S., Singh, K., Chander, S., Goel, E., Singh, P.K., Baral, K.: 2-D analytical drain current model of double-gate heterojunction TFETs with SiO<sub>2</sub>/HfO<sub>2</sub> stacked gate-oxide structure. IEEE Trans. Electron Devices **65**, 331–338 (2018)

[19] Zhang, L., Lin, X., He, J., Chan, M.: An analytical charge model for double gate tunnel FETs. IEEE Trans. Electron Devices **59**, 3217–3223 (2012)

[20] Bardon, M.G., Neves, H.P., Puers, R., Van Hoof, C.: Pseudo-two-dimensional model for double-gate tunnel FETs considering the junctions depletion regions. IEEE Trans. Electron Devices **57**, 827–834 (2010)

[21] Sze, S.: Physics of Semiconductor Devices. Wiley, New York (1981)

[22] Dash, S., Mishra, G.P.: A new analytical threshold voltage model of cylindrical gate tunnel FET(CG-TFET). Superlattices Microstruct. **86**, 211–220 (2015)

[23] Ortiz-Conde, A., Garcia Sanchez, F.J., Liou, J., Cerdeira, A., Estrada, M., Yue, Y.: A review of recent MOSFET threshold voltage extraction methods. Microelectron. Reliab. **42**, 583–596(2002)

[24] Arafat Mahmud, M., Subrina, S.: Two-dimensional analytical model of threshold voltage and drain current of a double-halo gate -stacked triple material double-gate MOSFET. J. Comput.Electron.**15**, 525-536(2016)