





Simulation				
 Task : Create test vectors and simulate model Inputs Specification Typically natural language, incomplete and informal Used to create interesting stimuli and monitors Model of DUT Typically written in HDL or C or both Output Failed test vectors Pointed out in different design representations by debugging tools 				
Specification				
Embedded System Design of the system Design	Chapter 7: Verification	7/8/2009	4	







































С	overag	e			
	High	Model checking Theorem proving Equivalence checking	 Formal method complete cover For a specified For a reference 	s provide rage I property e model)
	Medium	Symbolic simulation Simulation with Assertions	 Simulation with assertions Improves understanding of design White box vs. black box testing 		ns Of ting
	Low	Pseudo-random simulation			
Emb © 200	edded System [9: Gajski, Abdi, Gerstlaue	Design Chap	ter 7: Verification	7/8/2009	24



S	calabi	lity			
	High	Pseudo-random simulation Simulation with Assertions	 Simulation based m Scale easily to lar Any model can be 	ethods ge designs e simulated !	
			 Theorem proving Any type of design 	n	
	Medium	Equivalence checking Theorem proving	 Symbolic simulation BDD blowup for late Limited to RTL and 	n arge designs id below	
	Low	Symbolic simulation Model checking	 Model checking State space explosion 		
Embe © 2009	edded System Gajski, Abdi, Gerstla	Design Ch	apter 7: Verification	7/8/2009	26

Evaluating Verification Techniques						
Metric Technique	Coverage	Cost and Effort	Scalability			
Pseudo random simulation	L	L	Н			
Simulation w/ assertions	М	м	Н			
Symbolic simulation	М	L	L			
Equivalence checking	н	м	М			
Model checking	н	м	L			
Theorem proving	н	н	М			
 Well accepted techniques in industry Simulation with assertions Equivalence checking 						
Embedded System Design Chapter 7: Verification			7/8/2009	27		



















Conclusion

Variety of verification techniques available

- · Several tools from industry and academia
- · Each technique works well for specific kind / level of models
- Challenges for verification of large system designs
 - Simulation based techniques take way too long
 - Time to market issues
 - · Most formal techniques cannot scale
 - Memory requirement explosion
 - Too much manual effort required
- Modeling is pushed to system level

· Future design and verification

- Complete and executable functional specification model
- · Well defined semantics for models at different abstraction levels

Chapter 7: Verification

7/8/2009

37

- · Well defined transformations for design decisions
 - Verify transformations
- Automate refinements

Formalism helps system verification !

Embedded System Design

References 1. Devadas, Ma, Newton, "On the verification of sequential machines at different levels of abstraction", 24th DAC, pp.271-276, June 1987 2. Clarke, Grumberg, Peled, "Model Checking", MIT Press 3. K.L. McMillan, "Symbolic Model Checking: An approach to the State Explosion Problem", Kluwer Academic 1993 4. McFarland, "Formal Verification of Sequential Hardware: A tutorial", IEEE Transaction on CAD, pp. 633-653, May 1993 5. Thomas Kropf, "Introduction to Formal Hardware Verification" Springer, 1999 6. Gordon, "Specification and Verification of Hardware", University of Cambridge, October 1992 7. Lionel Bening, Harry Foster, "Principles of Verifiable RTL Design", Kluwer 2000 Embedded System Design Chapter 7: Verification 7/8/2009 38