(UERSION 2)
by Charles Neunuaser

ABSTRACT

This report is an update of an earlier report and specifles the design of a low cost, dynamic microprogrammable processor intended primarily as a tool for research and instruction. Changes to the earlier report Include:

```
1) Specification of extended arithmetic operations (e.g. multiply)
2) Changes to method of accessing memory
3) Specification of additional A-machine instructions
4) Simplification of I/O structure
5) Specification of host machine bus structure
6) ISP-like description of the three internal sub-machines
```

* This work was supported by the U.S. Atomic Energy Commission under contract AT (11-1 3288)


## DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency Thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

## DISCLAIMER

Portions of this document may be illegible in electronic image products. Images are produced from the best available original document.

## 1. Introduction

## 2. System Structure

2.1 System Hardware Structure 2.2 Software structure
3. Description of the Host Machine
3.1 General Parameters
3.2 Structure
3.3 Instruction Set Structure
3.3.1 T-machine Instructions
3.3.2 A-machine instructions
3.3.3 I-machine Instructions
4. Concluston
5. References

APPENDICES
I DESCRIPTION OF HOST MACHINE BUS STRUCTURE

1. Introduction
2. Inter-communication philosophy
3. Bus Semantics
4. Explanation of Bus Unit Interconnection
4.1 Bus Priority
4.2 Bus Signaling
4.2.1 Master to Slave Transmission 4.2.2 Slave to Master Transmission 4.2 .3 Reject Action by a Slave Unit
4.3 Considerations
5. Bus Address Structure
6. Block Access Controller
7. Maintenance Console Functional Description
7.1 Control Functions
7.2 Indicator Functions
7.3 Considerations

II SHORT DESCRIPTION OF THE NOTATION
III DESCRIPTION OF THE I-MACHINE

IV DESCRIPTION OF THE T-MACHINE
U DESCRIPTION OF THE A-MACHINE
UI FIGURES

## Charles Neuhauser

Electrical Engineering Johns Hopkins University Baltimore 21218 Maryland

1. Introduct ion

The emilation laboratory described in this paper is being implemented at Johns Hopkins University as a research and educational facility. Currently, we are planing to use this laboratory to support research in the following areas:

1) Exam ination of and experimentation with novel system 1
2) Evaluation of various directly executed language (DEL) structures and the effective structure of their associated base machines [4], and
3) Dynamic analysis of the performance of current machine organizations by a combination of emulation and embedded data collection routines.

The design of the emulation laboratory and, particularly, the host machine have evolved from several seminars given at Johns Hopkins [1], [2], [3]. From these discussions we felt that there were several important features that our laboratory should included.
() The host machine should be a microprogrammable processor with a dynamic control memory, that is, control memory should be writable by the micromachine in a time comparable to the read cycle. This allows the control memory to emulate the register and control resources of the target machine.
2) Structuraliy, the host machine should make avallable low level Darallelism in the use of microresources, similar to that exhibited in target machines [5].
3) Laboratory units should be connectod by a flexible bus structure.
4) Control of the laboratory should be exercised by a processor independent of the micromachine to allow convenient real time control and examination of emulated target machines.

### 2.1 Systom Hardware Structure

Physical facilities in the emulation laboratory are organized around two bus systems the bus system associated with the nost machine end the bus system associated with the control processor. Functionally, laboratory facllites may be divided into four subsystems as shown in fig. 1:

1) Control,
2) Communication,
3) Host machino processor, and
4) Host machine external memory.

Logically, the center of the laboratory is the host machine processor which is a 32 bit, vertically organized, dynamically microprogrammable processor. Detalls of this facility are given later. Within the host machine is a writable control memory uhich represents the virtual control and data resources of the emulated target machine. Associated with the host machine is the nost" bus by which the nost machine communicates with the external environment. One part of this environment is the external memory subsystem which will ultimately contain core memory, disc memory and $1 / 0$ devices and perhaps another host machine. During emulation the oxternal memory subsystem will be used to emulate the primary and secondary merory facilities of the target machine. Also attached to the host bus is a block access controller (BAC) which, once inltialized, is able to move a block of data between host bus units without direct nost machine supervision. We are planning to provide a translation device to interface the 32 bit wide nost bus to a PDP-11 compatable $1 / 0$ device bus.

Control and observation of an emulation run are effected by the use of a Datapoint 2200 processor, a character oriented "intelligent" terminal. Associated with this processor is a bus which we designate as the control' bus. Integral to the processor physically and attached to the control bus are a CRT display, a keyboard, and two cassette tape arlues. A communication adaptor attached to the control bus is provided to generate serial ASCil code for the communication subsystem consisting of a model 38 TTY, a phone line modem and direct links to local computational facilitios. Together with the 2200 processor, this subsystem provides a means of creating, editing and assembling emulation microprograms.

Between the nost and control busses is an interface which allows the 2200 processor to communicate with and control the host machine and its associated resources. The host bus is structured so that any at tached deulce may take control of the bus, thus allowing the Interface to directiy load and examine nost processor register memory, control memory or external memory. A maintenance console consisting of basic control and indicator functions is also attached to the host bus. Both the interface and maintenance console also have several direct lines to the nost machine processor to offect special manual control finctions such as halt, stop and run.

In preparation for a typical emulation experiment, the microprogrammer will create and edit the microprogram using the Datapolnt 2200 and its associated peripherals. Initially we will assemble these microprograms on the 2200 although ultimately we expect to use the nost machine for microassembly. In addition to the microprogram the experimenter may also use the control processor to create, edit and store programs for target machines.

Microprograms and target machine programs are loaded into the nost subsystem by the control processor via the interface and the host bus. In convent ionally structured omulation experiments the host control memory will contain the emulation microprogram and the main memory, attached to the host bus, will contain the programs of the target. machines. In sume cases the experimenter may elect to store low usage microprograms in host mein memory and use the block access controller to "page" them into control memory.

During an emulation experiment the experimenter will control and observe the operation of the emulator from the control processor. For the purpose of gathering statistics related to the dynamic operation of a target machine, the microprogram will contain code to maintain event counters in control memory. These counters may easily be examined by the control processor during an emulation experiment. Since the control procesor has direct access via the interface to all memory and control locations in the host processor subsystem, we expect that observation will generally require little if any cooperation from the emulation microprogram.
3. Description of the Host Machine

### 3.1 General Parameters

The central physical facility of the emulation laboratory is the microprogrammable host machine. This machine contains eight general purpose registers and obtains microinstructions directly from a 4 K word control momory. Memory cycle time is approximately 200 nsec, but the host mechine cycle may be longer if it requires several control memory cycles. Data and microinstruction words within the host machine are all 32 bits in width. One of the general purpose registers is dedicated to maintaining the current state of the nost machine (i.e. current microaddress, condition codes, etc.).

### 3.2 Structure

One of our design objectives was to incorporate low level parallelism into the structure of the nost machine, preferably parallelism which reflected the parallelism innerent in the structure of target machines. For example, parallelismexists in the simultaneous operation of functional units, such as ALU's; and the fetching of the next instruction [5]. Also many non-functional operations, address calculation and so forth, take place concurrenty
with functional operations. For purposes of analysis and description Flynn has divided target machine instructions into three classes [6]:

1) Functional (arithmetic, logical, Boolean)
2) Memory (including address calculation and modification)
3) Procedural (determination of next ingtruction adaress)

In the design of the host machine we have attempted to provide separate resources to perform each cless of instruction at the microinstruction level and also at the level of the target machine.

Within the nost machine exist three soparate, yet interdependent, finite state machines, each receiving control input from the current microinstruction and each controliing a resource associated with one class of instructions (fig. 2). These machines are designated as:

1) T-machine (controls functional resources),
2) A-machine (controls memory resources), and
3) I-machine (controls fetching of the next microinstruction).

MICroinstructions in the host machine areformated so that in general one half of the instruction (the TCF field) controls the t-machine and the other half (the ACF field) controls ine A-machine. The I-machine may be controlled by elther half of the microinstruction.

Both the $T$ - and the A-machines manipulate data residing in the eight general purpose registers. The A-machine also moves data between control memory and the registers and initiates communications with external memory units on the host bus. l-machine operation controls the fetching of the next microinstruction from control memory. Host machine state information necessary to control the I-machine is contained in register of the register file. since this state register is directly accessable to the mlcroprogramer, flexible procedure oriented operations are possible.

### 3.3 Instruction set Structure

In the following sections we will outline the important features of of the host machine instruction set (fig. 3). Microinstructions are 32 bits in length the high 14 bits, the TCF field, being dedicated to the control of the $T$-machine and the remaining 18 bits, the ACF field, dedicated the control of the $A$ - and $I$-machines.

### 3.3.1 T-machine instructions

T-machine instructions are designed to provide the basic
functional operations that the microprogrammer needs to emulate the functional end control aspects of the target machine. Instructions for the $T$-machine may be divided into the following classes:

1) Logical,
2) Arithmetic.
3) Snift and Rotate,
4) Extended Arithmetic, and
5) Field Insert and Extract.

Instructions in the first four classes have a standard format which specifies opcode, subopcode, two register operands and indicates the possidie use of immediate data. When immediate data is specified the 18 bit field usually used to control the A-machine is expanded into a 32 bit quantity for immediate data usage. The extended arithmetic instruction subopcodes are designed to give the microprogrammer powerful single cycle operations with which to bulla complex target machine instructions, such as multiply and divide, by repetition.

Field insert and extract instructions are full word instructions which the microprogrammer may use to isolate and move fields of data words residing in the registers. The insert instruction, for example, takes a word from one register, rotates it by a specified amount co-3i bit positions) and places the result in a designated register under masking specified by the $A C F$ field. We expect this instruction to be very useful in breaking down target machine instructions and in matching host machine resources to target machine requirements when the respect lue word lengths differ.

### 3.3.2 A-machine Instructions

A-machine instructions are used by the microprogrammer to access control memory, manipulate address pointers and communicate with external devices on the host bus system. A-machine instructions may be subdivided in to the following classes:

1) Move registers directly to and from control memory,
2) Load a rogister with lmmediate data,
3) Access memory resources indirectly,
4) Manipulate pointers, and
5) Maintain stacks in control memory.

Access to external memory is designed so that once the operation is initlated the micromachine instruction counter may continue to advance while awalting the completion of the operation. This is an important source of parallelism in the emulation of instruction and data fetch in many target machines. A-machine stack operations allow the microprogrammer to access and maintain stacks in control memory and to check for stack boundary errors. Pointer manipulation instructions involve register incrementing, decrementing, addition and conditional branching on results.

### 3.3.3 I-machine instructions

Fetching of the next microinstruction is controlled by the I-machine. Microinstructions are fetched sequentially from control store uniess the l-machine is specifically directed to fetch froma different location. Since the machine state, which includes the microinstruction address, is contained in one of the general purpose
registers, the programmer may change the usual sequence by using the current microinstruction to to modify the state register.

Within the state register is an elght bit condition code field representing various aspects of the previous $T$-machine operation (Fig. 4). Instructions are provided to allow the microprogrammer to test these condition codes and control the operation of the $A$ and I-machines. These instructions are classified as:

1) Conditional,
2) Branching, and
3) Looping.

A conditional instruction is one in unich the tcF itald of the microinstruction specifies the testing of the condition codes and controls the subsequent execution of the A-machine. if the indicated condition is found to hold then the instruction for the A-machine, as specified in the $A C F$ field, is executed, otherwise it is skipped. Using this facility the microprogrammer is able to specify conditional Jumps, stacking operations, memory accesses and soforth.

A branch instruction may de specified in the A-machine control fiold (ACF) and allows the programmer to test the condition codes and perform a short relat tve jump from the current location based on the results. This instruction is used to provide control of the l-machine concurrently with $T$-machine operation.


#### Abstract

Pointer modificetion instructions, which control the A-machine, may also provide looping capability. The results of each pointer modification operation may be tested for one of the common ar it hmet ic conditions (e.g. less than zero), and the results of the test may cause a short relative jump. This instruction allows the microprogrammer to control repetitive operations such as normalize and multiply easily. in fact, the emulation of a target machine multiply instruction requires only one microinstruction since the extended arithmetic instruction "multiply step" and the looping instruction may De combined.


4. Conclusion

We believe that the laboratory described above will provide flexible facilites for the efficient emulation of a range of target machine architectures. In addition to containing a powerful 32 bit host machine the laboratory is structured to allow the experimenter to control and observe the operation of the host machine from an independent processor.

The author acknowledges the contributions of his adviser, Dr. Mike Flynn, and his colleagues at Johns Hopkins University, Joe Davison, Lee Hoevel and Ken Kapulka (now at IBM, Galthersburg, Maryland). In addition, the assistance of Dr. Bob McClure of Palyn Associates (San Jose, California) has been necessary in the practical realization of this project.
[1] L. Yelowitzet al; A simulator for a Microprogrammed Computer; Its Microassembler, and an Emulation"; Hopkins Computer Research Report $\mathbb{H}$; Apr111971
[2] J. Davison; "The JHU Universal Host Machine II - Part I: The Machine"; Hopkins Computer Research Report 31 ; March 1974
[3] C. Neu hauser; An Emulation Oriented, Dynamic Microprogrammable Processor"; Hopkins Computer Research Report 28 November 1973
[4] L. Hoevel; "Ideal Directly Executed Languages: An Analytical Argument for Emulation", To be publisned in leee Transactions on Computers: August 1974
[S] R. MCEilures "Parallelism in Microprogrammed Controls": The International Aduanced Summer Institute on Microprogramming; 1972
[6] M. Flynn; "Trends and Problems in Computer Organizations"; To be publishod in Proceedings of IFIPS Congress; September 1974




CONDITIONAL



LAYOUT OF HOST MACHINE STATE REGISTER
FIG. 4

## DESCRIPTION OF HOST MACHINE BUS STRUCTURE

1. Introduction

The host machine bus system is the means by which the host machine communicates with the exterrial environment. We designate this bus system as the "host' bus. Figure 1 shows the host bus and some associated units. Four sub-bussesexist within the host bus system:

1) Data bus: consisting of lines to pass data, address and command signals,
2) Signal bus: consisting of various signal iines used to effect orderiy inter-unit communications.
3) Clock bus: consisting of various timing signals, and
4) Direct bus: consisting of several lines needed to exercise direct control of the nost machine.

## 2. Inter-unit Communication Philosophy

Logically, the host bus is quite similar to the PDP-il unibus, although somewhat more flexible. All units on the bus may have the capability of selzing the bus and transmitting bus commands. One may view the bus as being a resource for which the various bus units compete. Competition for the bus is monttored and resolved by a bus priority system based on the relative electrical position of competing units on the bus.

At the start of every bus cycle the unit with the nighest priority 15 given control of the bus. This unlt is allowed to execute one complete bus access cycle before the bus requests are rechecked. Commulcations on the bus are by means of a fully interlocked request/acknowledge disciplino. The unit in control of the bus on a particular cycle is designated as the "mastor" and the unit. it communicates with is called the 'slave". The objective of a bus operation is the transfer of data between the master and slave devices. Once this transfer has been completed the bus is released for reuse even though the communlcating units may not have completed their internal cycles. This approach promotes efficient utilization of the bus.
3. Bus Semantics

Before giving the details of bus operation we will enumerate the individual lines in the $s u b-b u s s e s$ and give their semantics.

DATA BUS

Address
(24)
address of the bus resource being accessed by

| Data | (32) data to be communicated between master and |
| :--- | :--- |
| slave unit. |  |
| Command | (1) operation to be performed by the slave unit. |

SIGNAL BUS

| Request | (1) | a "low on this line indicates that one or more units are requesting use of the bus. |
| :---: | :---: | :---: |
| Auallable | (1) | This line is looped through each bus unit csee figure 2). When this line is "10w" at the input to a unit it indicates that the bus is avallable to that unit. |
| MS IG | (1) | used by the master unit to indicate that information on the data bus caddress, command and possibly data) is valid. |
| SSIG | (1) | used by the slave unit to indicate that it is processing the master unit request. This signal is also used by the slave to indicate that data has been placed on the bus. |
| Reject | (1) | used by the slave unit to indicate that a request by the master unit cannot be honored during the current cycle. |

## CLOCK BUS

To be specified by the designer.

## DIRECT BUS

This bus is composed of signal and indicator lines. The signal lines carry control information from the maintenance console to the host machine. These lines are pulsed lines and are not acknowledged. Indicator lines carry information on the state of the host machine to $t$ he maintenance console. Direct bus lines are also accessible from the control bus interface.

Signal Lines

| Halt | (1) | causes the host machine to halt after the completion of the current cycle. |
| :---: | :---: | :---: |
| Run | (1) | causes the host machine to resume execution with the microinstruction designated in the MAR (microadress register, R0<11:0>). |
| step | (1) | If halted, the host machine will execute one microinstruction and halt agaln. |

Clear (1) Reset the host machine and initialize bus units.

Indicator Lines
Run/Halt (1) current state of the nost machine.
4. Explanation of Bus Unit Intercommunication

### 4.1 Bus priority

Two signal bus lines are used to resolve multiple bus requests and to grant control of the bus to a single unit: Request and Available. The Request line is common to all bus units and is looped back on itself to provide the Avallable signal line (see flgure 2 ). Avallable is passed through each bus unit in series. When a unit desires to obtain a bus cycie it lowers the common request line, causing the Avalleble line to go low. Avallable is passed from unit to unit until a unit requesting service is encountered, in which case the signal in not propagated further and that unit takes control of the bus. At the end of a bus cycle the unit in control lowers its Request line and allows the Avallable signal to pass through to succeeding units.

By this scheme units are strictly ordered with respect to priority with the unit closest to the request loop-around having highest priority. Each priority resolution cycle begins anew when the current unit raises its Request line, thus high priority devices are favored over low priority devices even though a given dovice op lower priority may have been requesting the bus for a longer period of time.

The suggested priority scheme for the initial system configuration is as follows:

Maintenance Console
(nignest)
$\vdots$
1
(lowest)

### 4.2 Bus Signaling

The signaling between master and slave bus units is shown in flgures 3, 4 and 5. In thesefigures two logic signals are shown which are internal to bus units: "Cycle" and "Douice Cycle". Cycle indicates to the unit's associated bus interface that it desires access. Device Cycle indicates the internal data access or storage cycle that the unit performs.

TI Device raises Cycie requesting bus access.
T2 Request line is lowered requesting priority consideration.

T3 Available iN line becomes low indicating that the unit may now take control of the bus.

Address, Command and Data are placed on the Data bus.
After appropriate delay the MSIG line is raised indicating Address, Command and Data are valid at the slave unit.

T6
MSIG 15 received by the slave unit.
T7
After checking the address the addressed slave unit begins its Device Cycle and reads the Data lines.

Slave unit ralses SSIG indicating that data has boon raad.

T9 Master unit receives SSIG.
T10

T11
Master unit lowers Address, Command, Data and MSIG lines. Master unit also raises the Request line allowing another unit to gain control of the bus.

The slave unit sees the MSIG line go low.
T12
Slave unit lowers SSIG.
4.2.2 Slave to Master Transmission

Slave to master transmission is basically the same as the master to slave sequence described above. Upon receiving MSIG and checking the Address lines the selected slave unit will begin its read cycle. As soon as data is available the slave unit will place it on the data lines and, after a short delay, assert SSIG. Upon reception of the SSig signal the master will strobe the data lines and terminate the cycle as in the sequence given above.
4.2.3 Reject Action by a slave Unit

Since units mey be accessed independently and their internal cycles may extend beyond the actual bus cycle, it is necessary to have a means by which a unit may reject a master's request for access if it cannot presently comply. This is the purpose of the reject signal line. A sequence in which the slave unit rejects a master unit's request is lilustrated in figure 5 . The basic cycie is as described above except that when the slave unit receives MSIG and recognizes its
address it may, if busy, raise the Reject line instead of SSIG. Upon rece iving Reject a master unit will lower the Adaress, Command, Data and MSIG lines and terminate its bus cycle. The master unit may, at its option, retry the request on a later bus cycio.

### 4.3 Cons Iderations

1) The initiation of MSIG and SSIG should be delayed by an appropriate amount of time so that when each is received, the Address, Command and Data lines wlll have stabalized.
2) The bus signaliing scheme described above will have to be examined carefully for possible race conditions. Two possibilities come to mind immediately:
() When the current bus master unit raises the Request line it also passes the Avallable line (low) to successive units. Thus if two units are requesting the bus, one of higher priority than the current master and the other of lower priority, it is possible that two units will be enabled simuitaneousiy.
3) The current master unit terminates its bus cycle with the reception of sSig from the slave unit. Since the lowering of MSIG causes the slave to lower SSIG it is possible, due to propagation delays, that MSIG and SSIG could be high when the next bus cycle starts. If this proves to be a problom the raising of the Request line could by tied to the lowering of SSIG.
4) If a nonexistent unit is addressed or an existing unit fails it Is possible that neither SSIG nor Reject signals may be returned resulting in a bus lock-up. This condition should be indicated on the Maintenance console. It might be desirable for the Maintenance Console to clear the bus automatically by giving a Reject signal if no slave response is seen after an extended period of time.

## 5. Bus Address Structure

Addresses on the host bus system are 24 bits in width. For purposes of dividing this address spectrum among the bus devices we will designate the high eight bits of this address to be the unit number and the remaining 16 bits to be the internal unit address. For $t$ he initial host bus configuration the unit assignments should be as follows.

Unit 000
Unit 001

| Main Memory | $(0-64 K)$ |
| :--- | :--- |
| Main Memory | $(64 K-128 K)$ |

Unit 373 PDP-11 Translat or
Unit 374 I/O translator control registers (if used)

| Unit 375 | Control Bus Interface |
| :--- | :--- |
| Unit 376 | Maintenance Console |
| Unit 377 | Host machine and control memory (see below) |

To provide all host bus units with access to the nost machine for examination and control purposes we have specified the host machine and its control memory to be unit 377. The 16 bit internal address field should be set up as follows.

B1ts 15:12
0000
0001
0010
0100

Bits 11:0
Control memory address
General purpose registers (Bits 11:3 ignored)
Microinstruction register (Bits 11:0 ignored) Interrupt vector register (Bits 11:0 ignored)

Devices on the nost bus system interrupt the host machine by writing.to the interrupt vector register. If the interrupts are enabled the low 12 bits written in this register will designate the even-odd control momory word pair to be used in interrupt processing. the contents of the current state register (REG[OJ)will be stored in the even location and the new state register will be taken from the odd location. A Reject signal will be given if the interrupt register 15 addressed when host machine interrupts are disabled.
6. Block Access Controlier (BAC)

To be defined later.
7. Maintenance Console Functional Description

Figure 6 lllustrates the functional aspects of the maintenance console. The maintenance console has access to both the Data/signal bus and the Direct bus. virect bus uccess is used by the maintenance console to control the host machine and to obtain information on its internal state. The Data/signal bus provides a means by which the malntenance console may examine and chenge the control memory of the host machine or any other Data bus address.

The Maintenance console may operate in two modes "raal' and - virtual. In the real' mode the console is used to issue read and write commands to the host bus system. In the virtual mode the console acts as a virtual I/O device, that is, the switch register and data display may be used by other host bus units for sense and display purposes. In the "virtual" mode operation of any push button (PB) will cause an interrupt of the host machine.

## '7.1 Control Functions

| Halt | (PB) | send halt signal to nost machine. |
| :--- | :--- | :--- |
| Run | $(P B)$ | send halt signal to nost machine. |
| Step | $(P B)$ | cause nost machine to execute one |

microinstruction.

| Master Clear | (PB) | reset host machine and initialize bus devices. |
| :---: | :---: | :---: |
| Bus Clear | (PB) | send a Reject signal to clear a bus lock-up. |
| Switch Reg. | (SW) | manual data input to maintenance console. |
| Load Address | (PB) | load address register from switch register. |
| Load Data | (PB) | load data out register from the switch register and display; write contents of date out register to the addrass given in the address register; increment the address register. |
| Examine Data | (PB) | read from.the address given in the address register and place in data in register; display the contents of the data in register; increment the address register. |
| Display Data | (PB) | set display to show contents of deta out register. |
| Display Add. | (PB) | set display to show contents of address register. |
| Mode | (SW) | Indicates mode of console creal or virtual). |
| Power | (SW) | controls power to the nost machine. |

7.2 Indicator Functions

| Run | (bit) | on if machine is in run state. |
| :---: | :---: | :---: |
| Halt | (bit) | on if machine is in nalt state |
| Bus Fqult | (bit) | on if SSIG or Reject signal does not follow MSIG within 20 usec. |
| Power | (bit) | on when power is applied to the host machine. |
| D1splay | (bits) | Displays the contents of the data in and out registers or the contents of the address register depending upon Mode and the last console operation performed. |
| Address | (Dit) | indicates that display is showing |

### 7.3 Cons dderations

1) For certain frequently used addresses on the Data/Signal bus, such as control memory and hiot machine registers, it might be desirable to have speclal maintenance console functions to set and send the high bits of the address. For example, the function Load Control Memory Address might be supplied which would load the high bits of the address with the unit number of the host machine and load the low 12 bits from the switch register. Other special address load functions might include Load State Register Address, Load Register Address and Load MIR Address.
2) A halt instruction should cause the host machine to halt at the completion of the current microinstruction but allow any bus operation already initlated by the host machine to complete.



SEQUENCING FOR MASTER TO SCPUE TRPMSMISSION
Ficure 3
 Request dow untic the miaster prectues ssio alow.




In order to give a precise definition of the micromachine the ISP descriptive language has been used. This language is defined by Bell and Newell in "Computer Structures: Readings and Examples" (pages 628-637) and in the 'PDP-11 Processor Handbook' (pages 207-219). In this section a brief description of the language is given to clarify differences between the standard ISP and the special form used here.

Statements in ISP define the transformation and movement of data between storage locations. These storage locations may be registers or memory cells and hold deta or control information. Some registers, although defined, may not exist in the actual representation of the micromachine but are used in the definition only to preserve temporary results for future usage. Some examples of storage location derinlt luns:

```
SC<5:0> ...a six bit register
REG[7:0]<31:0> ...eight registers of 32 bits each
MEM[0:7777]<31:0>
..4K memory cells of 32 bits eacn
```

The brackets. " and " $>$ " enclose the register width definition given in decimal notation. $S C<5: 0>$ defines a six bit.register with the bit positions numbered 5 through 0. When registers are represented in drawings the 0 bit position will be on the right by convention. The square brackets, "[" and "J", enclose the definition of array size as in the second example above where REG[7:0]<31:0> denotes an array of elght registers numbered 7 through 0 . Within the square orackets the numbers will be represented in octal.

## STATEMENTS

There are three basic. ISP statements:

1) Definition statements.
2) Action statements, and
3) Conditional statements.

A definition statement usually takes the form:
name: $=$ (other ISP statemnets)
For example:
$T C F<13: 0\rangle:=M I R\langle 31: 18\rangle$
STK_error: $=$ CMEM[7776]<= REG[0];
REG[0] < = MEM[REG[DR]<11:0>])
The first definition statement above simply defines a new name, TCF, to be a 14 bit field equivalent to the ly bit field of register MIR bits 31 through i8. The second definition statement defines the name "STK_error" to stand for the sequence of action statements shown on the right, namely saving and changing REG[0]. Wherever the name
"STKerror" is used in the ISP definition the sequence of statements to the right may be substituted. This substitution may de recursive as in the definltion of Rotate".

```
Rotate \(:=(S C \neq 0 \Rightarrow \operatorname{COP}|<=O P|<30:|>|O P|<3|>;\)
    SC < = SC+77; \#
    Rotate)
```

Action statements usually have the form:
storage location $\leqslant=$ storage location
For example:

```
REG[AF] <= RH
```

$\operatorname{REG}[A F]<=\operatorname{REG}[A F]+\operatorname{REG}[B F]$
Action statements may be grouped in a sequence with each statement separated by a semicolon. In such a sequence it is assumed that all statements are executed in parallel without regard to their ordering. Each statement uses the value of the storage locations as they existed before the sequence was executed. For example the statement sequence below swaps two registers.

```
REG[0] < = REG[1];
REG[l] <= REG[0];
```

In the event that it is necessary to indicate a definite ordering of two action statements (or groups of action statements) a hash mark, \#, following a statement indicates that that statement and those above it must be performed before any following action statements are performed. For example,

```
OP! <= REG[BF];
SC <= POS; "
Rotate;
OP2 <= EXPAND; *
.....
.....
```

In the above sequence the first two statements are performed together or in any order, and then the next two statements are performed. This ordering is necessary in this case since "Rotate" is defined to depend upon the value of OPI and SC.

Condit lonal statements have the following form:
condition $=$ ( statement or statement sequence)
The condition is a Boolean type statement (e.g. TOP=3) which if evaluated as true will imply than the micromachine performs the action specifed. If the condition evaluates to false then no action is taken. Examples of conditional statements are:

```
OP<2>=1 => (SC:<= 1);
OP<1:0>=3 => (C|RH <= REG[AF]+пOP2+C);
```

In the first example the storage location SC will be assigned a value l if bit 2 of the storage location. Op is equal to. i. In the second example if the ualue of the storage location Op<l:0> is 3 then the action statement given will be performed.

## OPERATORS

Several operators are defined which transform the data stored in storage locations. These operators are listed below.

| $V$ | bit by bit logical OR |
| :---: | :---: |
| $\wedge$ | bit. by bit logical AND |
| 7 | bit by bit logical NOT |
| $\oplus$ | bit by bit logical EXCLUSIVE OR |
| $<=$ | move one storage location to another |
| 1 | concatenation of two storage locations |
| $+$ | two s complement addition |
| = | relational operation 'equals' |
| $\neq$ | relational operation 'not equal' |
| (c) | relational operation "dess than" |
| (-) | relational operation "greater than* |
| / | this operator is used in conjunction with ariother bit |
|  | by bit operator, such as t. The form is operatorl as |
|  | in the example below: |

## (4)/CCODE

The / indicates that all bits of the storage location are to be combined using the designated operation, in this case exclusive or. The result is the same as if we had written:
$\operatorname{CCODE}\langle 1\rangle \oplus \operatorname{CCODE}\langle 2\rangle \oplus \ldots \oplus \operatorname{CCODE}\langle\boldsymbol{n}\rangle$

Definition of Microinstruction register layout．（see figure l）

MIR＜31：0＞
$T C F\langle 13: 0\rangle:=\quad M I R<31: 18\rangle$

| TOP＜2： 0$\rangle$ $I\langle 0\rangle$ | $:=M 1 R<31: 29\rangle$ $:=M 1 R<28\rangle$ |
| :---: | :---: |
| $O P<3: 0>$ | ：$=$ MIR＜27：24＞ |
| POS＜4：0＞ | ：＝MIR＜28：24＞ |
| BF＜2：0＞ | ：＝MIR＜23：21＞ |
| AF＜2：0＞ | ：$=$ MIR＜20：18＞ |
| CMASK＜7： | ：$=$ MIR＜28：21＞ |
| COP＜2：0＞ | MIR＜20：18 |

$T$＿SPARE《10：0＞：$=M 1 R\langle 28: 18\rangle$
ACF＜17：0＞$t=M I R\langle 17: 0\rangle$

| AOP＜2：0＞ | $:=M 1 R\langle 17: 15\rangle$ |
| :---: | :---: |
| $C F<2 ; 0>$ | ：$=$ MIR＜14：12＞ |
| ADR＜11：0＞ | ：$=$ MIR＜11：0＞ |
| BMASK〈7：0＞ | ：＝MIR＜14：7＞ |
| DF＜2：0＞ | ：$=$ MIR $\langle 11: 8\rangle$ |
| $E F<1: 0\rangle$ | ：＝MIR＜7：6＞ |
| XOP＜2：0＞ | $:=M 1 R<6: 4\rangle$ |
| UAL＜3：0＞ | $t=M 1 R<3: 0\rangle$ |
| EXP＜1：0＞：$=$ 1F＜15：0＞：＝ | $\begin{aligned} & \text { MIR }<17: 16> \\ & M I R<15: 0> \end{aligned}$ |

ASPARE〈14：0＞：＝MIR＜14：0＞
Definition of memory resources．
$\operatorname{REG}[0: 7]<31: 0\rangle$
MEM［0：7777］＜31：0＞
EXT［0：77777777］＜31：0＞
MEM［7776］
MEM［7777］
／Microinstruction Register
／T－machine Control Field
／T－machine operation
／Defines input to ALU
／Sub－op－code for T－machine ／Left rotated position of mask ／B－register designator（source） ／A－register designator（source \＆sink）
／Test mask for conditional instruction ／Defines type of conditional test

## Spare fleld

／A－machine control field
／A－machine operation code
／C－register designator（source or sink） ／Micromemory address（source or sink）．
／Test mask for branch operation
／D－reglster designator（source or cont）
／A－machine sub－sub－op－code
／A－machine sub－op－code
A－machine immediate value
／Defines expansion of if field
／Immediate data field
A－machine spare field
／Register storage（8， 32 bit words） ／Micromemory storage（ $4 \mathrm{~K}, 32$ bit words） ／External storage（4M， 32 bit words）
／Storage for REG［O］on STACK overflow ／Unassigned
／Definition of REG［0］，machine state register．（see figure 1 and 18 ）

CCODE＜7：0＞：＝REG［0］＜31：24＞
$C C<1: 0\rangle:=\operatorname{REG}[0]\langle 31: 30\rangle$
$\mathrm{C}<0\rangle \quad:=\operatorname{REG}[0]<29>$
$H<0\rangle \quad:=\operatorname{REG}[0]<28\rangle$
$\mathrm{L}\langle 0\rangle \quad:=\operatorname{REG}[0]<27>$
$\mathrm{D}\langle 0\rangle \quad:=\operatorname{REG}[0]<26\rangle$
$\mathrm{P}\langle 0\rangle \quad:=\operatorname{REG}[0]<25\rangle$
$B\langle 0\rangle \quad:=\operatorname{REG}[0]<24\rangle$

Condition codes
／Arithmetic condition codes Carry
／Hign bit of result Low blt of result All bits of result are the same fParity of result
／External memory busy

```
    ICODE<7:0>:= REG[0]<23:16> /Indicator codes
    STATE<3:0>:= REG[0}<15:12>
    R<0> := REG[0]<15>
        DI<0> := REG[0]<14>
    MAR<11:0\rangle := REG[0]<11:0>
Nefinltion of miscellaneous machine
OPI<31:0>
OP2<31:0>
RES<63:0>
\[
\begin{aligned}
& \mathrm{RH}\langle 31: 0\rangle:=\mathrm{RES}\langle 63: 32\rangle \\
& \mathrm{RL}\langle 31: 0\rangle:=\mathrm{RES}\langle 31: 0\rangle
\end{aligned}
\]
RH<31:0\rangle:= RES<63:32>
RL<31:0\rangle:= RES<31:0>
SC<5:0>
IUR<11:0>
Interrupt<0>
SKIP<0>
OVF<0>
T<0>
K<0>
CI<O>
CO<O>
```

/Indicator codes
/Machine state
/Run-Halt bit
/Disable-Enable interrupt bit
/Microaddress reglster
registers.
Temporary operand register
/Temporary operand register
/Temporary result register
/High result register
/Low result register
Snift count register/Interrupt vector register/ Interrupt pending indicator/AOP_execute skip indicator/Multiply step overflow"/Temporary storage for sign/Character operation "carry"Character operation "carry in"/Character operation "carry out"
$R=0 \Rightarrow$ ();
$R=1 \Rightarrow$ (InterruptヘaDI $\Rightarrow$ (MEM[IVR<1:1:0>] < REG[0]; /Interrupt action
REG[0] $<=$ MEM(IVR<11:0>( 1 ]);
(aInterruptADI $=>$ (MIR $< \pm$ MEM[MAR];
TOP_execute; \#
(MIR<31>=0ヘI=0) $\quad \Rightarrow$ AOP_execute;
(MIR<31:29>=6^SKIP=0) $\Rightarrow$ AOP_execute;
MIR<31:29>=7 $\quad \Rightarrow$ AOP_execute;
SKIP <= 0;

I_execute;

```
TOP_execute := c
    TOP=0 => (LOGICAL);
    TOP=1 => (ARITHMETIC);
    TOP=2 => (SHIFT);
    TOP=3 => (EXTENDED);
    TOP=4 => (INSERT);
    TOP=5 => (EXTRACT);
    TOP=6 => (CONDITIONAL);
    TOP=7 => (TOP_SPARE)
```

EXPAND<31:0>: $=$ (
$E X P=0 \Rightarrow\left(000000_{\text {B }} \mid\right.$ IF $)$;
$E X P=1 \Rightarrow(1777778 /[F) ;$
$E X P=2 \Rightarrow\left(I F \mid 000000_{B}\right)$;
$\mathrm{EXP}=3 \Rightarrow\left(I F \mid 177777_{8}\right)$;
/Defines expansion of ACF field for use as immediate data

LOGICAL : =
$I=0 \Rightarrow(O P I<=\operatorname{REG}(B F]) ;$
$\mathrm{I}=1 \Rightarrow(\mathrm{OPI}<=$ EXPAND); $\#$
$\mathrm{OP}=0 \Rightarrow(\mathrm{RH}<=\operatorname{REG}[A F 3) ; \quad \therefore \mathrm{NOP}$
$0 P=1 \Rightarrow(R H<=R E G[A F] A O P 1) ; \quad /$ AND
$O P=2 \Rightarrow(R H<=R E G[A F] \wedge \neg O P 1)$;
$0 P=3 \quad \Rightarrow(R H<=00000000000)$;
$\mathrm{OP}=4 \quad \Rightarrow$ (RH <= REG[AF]VOP1);
$O P=5 \Rightarrow(R H<=O P 1)$;
$O P=6 \Rightarrow(R H<=\operatorname{REG}(A F] \oplus O P 1)$;
$O P=7 \Rightarrow(R H \leqslant=\neg R E G(A F] \wedge O P I)$;
$\mathrm{OP}=8 \Rightarrow(\mathrm{RH}<=\operatorname{REG}[A F] \vee-O P I) ;$
$\mathrm{OP}=9 \Rightarrow(\mathrm{RH}<=-(\operatorname{REG}(A F) \oplus O P 1))$;
$O P=10 \Rightarrow(R H<=4 O P 1)$;
$O P=11 \Rightarrow(R H<=7(R E G[A F] Y O P 1)) ;$
$O P=12 \Rightarrow\left(R H<=37777777777_{8}\right)$;
$\mathrm{OP}=13 \Rightarrow$ (RH <= ᄀREG[AF]VOPI);
$O P=14 \Rightarrow(R H<=7(R E G[A F] A O P!)) ;$
$O P=15 \pm$ (RH $<=\operatorname{TREG}(A F])$;

| $\mathrm{RH}=0 \quad \Rightarrow>(C C<=0) ;$ | /Result equals zero |
| :---: | :---: |
| $\mathrm{RH}<31>=1 \quad \Rightarrow(C C<1)$; | /Result less than zero |
| $(\mathrm{RH} \neq 0) \wedge(\mathrm{RH}<31>p 0) \quad \Rightarrow(C C<=2) ;$ | /Result greater than zero |
| $\mathrm{C}<=0$; | Carry set to zero. |
| $\mathrm{H}<=$ RH<31>; | /High bit of result |
| L < $=$ RH<0> | Low bit of result |
| $\mathrm{D}<=($ ( /RH<31:0>) $\mathrm{V}(\boldsymbol{1} / \sim \mathrm{RH}<31: 0>)$; | /Bits 31 to 0 are the sa |
| $\mathrm{P}<=$ ¢ $/ \mathrm{R} \boldsymbol{H}\langle 31: 0\rangle$ | /Parity of result |
| REG[AF] $<=\mathrm{RH}$ | /Store result in regis |

/Result equals zero
/Result less than zero /Result greater than zero Carry set to zero /Hign bit of result Low bit of result Bits 3l to 0 are the same Store result in register

```
ARITHMET IC := C
    (OP<2>=0)^(I=0) => (OPZ <= REG[BF]);
    (OP<2>=0) \(Im1) => (OP2<a EXPAND);
    OP<2>=1 *> (OP2 < = 0000000008|BF); /FOr INC and DEC BF field
                                    /is used as OP2
OP<1: O>=0 => (C|RH}<=RERE[AF]+OP2)
    OP<1:O>=1 #> (C|RH<< REG[AF]+OPQ+C);
    OP<1:0>=2 => (C|RH<= REG[AF] + \OPQ+1);
    OP<|:O>=3 => (C|RH}<= REG[AF]+->OP2+C); 
```


SHIFT $:=($
$(0 P<2>=0) \wedge(I=0) \Rightarrow(S C<=\operatorname{REG}[B F]<5: 0>) ;$
$(0 P<2>=0) \wedge(I=1) \Rightarrow(S C<=E X P A N D<5: 0>) ;$
$(0 P<2>=1) \quad \Rightarrow(S C<=000000.00001 \mathrm{BF})$;
RH < = REG[AF]; /Load high order part
$O P<3>=1=>(R L<=\operatorname{REG}[A F \oplus 1]):$ /Load low order part on double shift
Shift_step; / /Snift by amount in SC
Shift_step; " /Snift by amount in SC
REG[AF] $<=$ RH; Store nign order part
$O P<3>=1 \Rightarrow$ (REG[AF@l] $<=R L$ ) Store low order part on double shift
Shift_step: $=$ C
SCFO => (OP<3>=0 a> (Single_shift_step);
OP<3>=1 => (Double_shift_step);
$\mathrm{SC}<=\mathrm{SC}+77_{8}$;
Shlft_step
)
Single_shift_step:=
$0 P<1: 0>=0=>(R H<=R H<30: 0>10) ; \quad / l e f t$ single logical
$0 P<1: 0>=1 \Rightarrow(R H<=R H<30: 0>\mid R H<3 l>) ; \quad / l e f t$ single rotate
$0 P<1: 0\rangle=2 \Rightarrow(R H<=0 \mid R H<31: 1>) ; \quad / r i g n t$ single logical
$0 P<1: 0>=3 \Rightarrow(R H<=R H<3 l>\mid R H<3 l: l>) \quad / r i g h t$ single arithmetic
See figure 5
)

```
Double_shift_step:= (
OP<1:0>=0 => (RES < = RES<62:0>|0); /left double shift
OP<1:0>=1 => (RES <= RES<62:0>|RES<63>); /left double rotate
OP<1:0>=2 => (RES <= 0|RES<63:1>); /rignt double logical
OP<1:0>=3 => (RES <= RES<63>|RES<63:1>) /right double arithmetic
```

EXTENDED :=
$I=0=>(O P 2<\approx \operatorname{REG}[B F]) ;$
$I=I \quad \approx>(O P 2<=$ EXPAND); \#
OP=0 m (Multiply_step);
$O P=1=2$ (Divide_step);
$O P=2 \Rightarrow$ (Form_excess_s 1x);
$0 P=3$ \# (Delay_cycle);
$O P=4 \Rightarrow\left(D e c i m a l \_a d d\right) ;$
$O P=5=>$ (Decimal_subtract);
$O P=6=$ (Binary_to_decimal_step);
$0 P=7=>$ (Decimal_to binary_step); OP>7 $=>$ (Delay_cycle);
)
Multiply_step:=
RES $<=$ REG[AF]IREG[AF@1];
RES < $=$ RES < $63>1$ RES $<63: 1>$; \#
RES $<=$ RES $<63>\oplus 0 V F$;
T $<=$ RES $<63>$;
$\operatorname{REG}[A F \oplus 1]<0>=1 \Rightarrow(R H<=R H+O P 2) ; \%$
OVF < = ( $T=0 P 2<31>) \wedge(O P 2<31>\neq R E S<63>)$;
$\operatorname{REG}[A F]\langle=\operatorname{RES}<63: 32>$;
$R E G[A F \oplus 1]<=R E S<31: 0>$;
)
DIVIde_step:=
RES < = REG[AF]|REG[AF $\oplus 1] ; \#$
$R H<=R H+\rightarrow O P 2+1 ;$
T $<=\operatorname{REG}[A F]<31>\neq R H<31>$; $\#$
RES < = RES<62: $1>1 \mathrm{~T} ;$
REG[AF] $<=\operatorname{RES}<63.32>$;
$\operatorname{REG}[A F \oplus 1]<=\operatorname{RES}\langle 3.1: 0\rangle$;
)
$\operatorname{REG}[A F \oplus 1]<=\operatorname{RES}\langle 31: 0\rangle$;
)
/See figure 6

## /Load operands

/Right shift arithmetic
/Overflow from last mult step Save sign of result Conditional add of micand /Set overflow

Form_excess_s $1 x: x$
$X S 6\langle x: y\rangle:=(O P 2\langle x: y>09 \Rightarrow(\operatorname{REG}[A F]\langle x: y\rangle<=6)$
PS6<3:0>; /Formexcess six for rirst character X56<7:4>; Form excess $\operatorname{six}$ for second character
/Form excess six for eighth character )

Decimal_add:=
$\mathrm{ADD}\langle\mathrm{x}: \mathrm{y}\rangle:=$ (
KIRH$\langle x: y\rangle\langle=\operatorname{REG}[A F]\langle x: y\rangle+O P 2\langle x: y\rangle+K ;$
Character add /K is carry

```
        K|RH<x:y>8) => (K<m 1;
                        RH\langlex:y\rangle}\langle=RH\langlex:y>+6
        )
    K<z 0; /Initial carry in is zero
    ADD<3:0>; " /First character addition
    ADD<7:4>; # Second character addition
    ADD<31:28>; # /Eigntn character addition
    REG[AF] <= RH /Store result in register
Dec1mal_subtract := C
```



```
    K<=1% /Carry in is set to 1
    COM<3:O>; # ADD<3:0>; /First character subtraction
    COM<7:O>; * ADD<7&4>;" /Second character subtraction
    COM<31:28>; # ADD<31:28>; # /EIgntn character subtraction
    REG[AF]<E RH /Store result in register
    )
Binary_to_decimal_step := (
DM2<x:y> := ( /Character multiply by two
    RES<x:y><= RES<x-1:y>| K; # /Snift and enter carry in
    RES<x:y>Q9 => (K < < l; /Set carry out
                            RES<x:y><= RES<x:y>+6) /Correct result
```

RES < = REG[AF]|REG[AF@1];
$K<=\operatorname{REG}[B F]<31>$;
REG[BF] $< \pm \operatorname{REG}[B F]<30: 0>10 ;$
DM2<3:0>; \#
DM2<7:4>; \#
-
DM2<63:60>;
REG[AF] $<=$ RES<63:32>;
REG[AF©l] $<=$ RES〈31:0>
/Load operands Carry in is hign bit of REG[BF] /Left shift REG[BF] /First character multiply Second character multiply
/Sixteenth character multiply
/Store results in registers
Decimal_to_binary_step:=

```

DD2〈x:y> \(:=\) (
CI \(<=\mathrm{CO}\);
CO <= RES<y>;
RES <x:y><=0|RES<x:y+1>; \#
\(C I=1 \Rightarrow(R E S\langle x: y\rangle<=\operatorname{RES}\langle x: y>+5)\)

Character divide by two /Get previous carry out /Low bit is new carry out /Right shift by one Correction for carry in
```

            )
    ```

RES < = REG[AF]|REG[AF©I];
CI < \(=0\); \#
DD2<63:60>; \#
DD2<59:56>; \#

Load operands
Carry in is initially zero /Sixteenth character divide /Fifteenth character divide
```

        -
    DD2<3:0>; #
    REG[BF] <= COIREG[BF]<31:1>; /Enter last remeinder into REG[BF]
    REG[AF] <= RES<63:32>;
    REG[AF\oplusl] <= RES<3!:0> /Store results in registers
        )
    Delay_cycle := ()
    /NOP for T-machine
    ```
```

    INSERT := C
    ```
    INSERT := C
    OP1 < = REG[BF];
    OP1 < = REG[BF];
    OP2 <= Expand;
    OP2 <= Expand;
    SC <= POS; #
    SC <= POS; #
    Rotate;"
    Rotate;"
    REG[AF]<<(OP1^OP2)V(REG[AF]^~OP2);
    REG[AF]<<(OP1^OP2)V(REG[AF]^~OP2);
        )
        )
    Rotate := 
    Rotate := 
        /Left single rotate
        SC\not=0 => (OP|<3|:0><<= OP|<30: |> |OP|<3|>);
        SC\not=0 => (OP|<3|:0><<= OP|<30: |> |OP|<3|>);
                        SC <= SC+7778:"
                        SC <= SC+7778:"
                Rotate)
                Rotate)
            )
            )
EXTRACT := 6
                                    /See figure 8
    OP1 <= REG[BF];
    OP2 <= Expand;
    SC < POS;#
    Rotate; *
    REG[AF] <= OPl^OP2;
        )
CONDITIONAL := 6 See figure 16
\(C O P<2>\oplus \vee /(C M A S K \wedge(C O P<1>\Theta((\neg C O P<0>\wedge C C O D E) \vee(C O P<0>\wedge!C O D E)))\) \(\Rightarrow\) (SKIP \(<=1\) )
)
TOP_SPARE \(:=()\)
```

```
AOP_execute := ( /See f1gure 9
    AOP=0 => (LOAD_DIRECT);
    AOP=1 => (STORE_DIRECT);
    AOP=2 => (LOAD_IMMEDIATE);
    AOP=3 m (BRANCH);
    AOP=4 => (INDIRECT_ACCESS);
    AOP=5 m> (POINTER_MODIFICATION);
    AOP=6 => (STACK);
    AOP=7 => (AOP_SPARE)
    DELTA := (VAL<3>=0 #> (00000000008|VAL);
        UAL<3>=1 => (17777777778|VAL))
LOAD_DIRECT := c
    REG[CF] < = MEM[ADR]
        )
STORE_DIRECT := C Seef1gurell
    MEM[ADR] <= REG[CF]
                        )
LOAD_IMMEDIATE := (
    See flgure l2
    REG[CF]<11:0><=ADR NOnly low l2 bits are loaded
        )
```

```
BRANCH := <
```

BRANCH := <
/See figure 17
/See figure 17
XOP<2>@V/(BMASK^<XOP<1>@((\negXOP<0>ACCODE)V(XOP<0>\ICODE)))
=2 (MAR <= MAR+DELTA))
)

```
INDIRECT_ACCESS \(:=6 \quad\) See figure 13
    (XOP=0 \(=>\) (REG[CF] \(\Rightarrow \operatorname{REG[DF}]\) );
        \(X O P=1 \Rightarrow\) (REG[CF] \(\quad \Rightarrow \operatorname{MEM[REG[DF]]);~}\)
        \(X O P=2 \Rightarrow(R E G[C F] \quad \Rightarrow \operatorname{EXT}[R E G[D F]]) ;\)
        \(X O P=3 \Rightarrow(R E G[C F] \quad<=\operatorname{MEM}[R E G[D F]]) ;\)
        \(X O P=4=>\) (MEM[REG[CF]] \(<=\operatorname{MEM[REG[DF]]);~}\)
        \(X O P=5=>(M E M[R E G[C F]] \Rightarrow \operatorname{EXT}[R E G[D F]]) ;\)
        \(X O P=6=>\) (REG[CF] \(\quad<=E X T[R E G[D F]]) ;\)
        \(X O P=7 \Rightarrow(M E M[R E G[C F]]<=E X T[R E G[D F]]) ; *\)
    \(E F<0>=1 \Rightarrow(R E G[D F]<=R E G[D F]+D E L T A) ; *\)
    \(E F<1>=1 \Rightarrow(R E G[C F]<=R E G[C F]+D E L T A) ;\)
        )
```

POINTER_MODIFICATION:
See figure 14
(EF=0 m> (REG[CF] < R REG[CF] + 00000000001DF); /INC
EF=1 => (REG[CF] <= REG[CF]+q(00000000001DF)+1); /DEC
EF=2\&>(REG[CF]<= REG[CF]+REG[DF]); /ADD
EF=3 => (REG[CF]<=REG[CF]+пREG[DF]+1));\#*/SUB
((XOP<0>\REG[CF]<31>)V Nest for less than zero
(XOP<1>A(REG[CF]=0))V TTest for equal to zero
(XOP<2>A(REG[CF]<3l>=0\REG[CF]\not=0))) /Test for greater than zero
=> (MAR < = MAR+DELTA);
/If true then loop

```

LIm1t: \(=\) (REG[DF]<7:0>=REG[DF]<31:24>V \(\operatorname{REG}[D F]<7: 0>=\operatorname{REG}[D F]<23: 16>\) )

STK_error \(:=\) (MEM[7776] \(<=\) REG[O];
\(\operatorname{REG}[0]<=\operatorname{MEM}(R E G[D F]<11: 0>])\)
/Limit=l if pointer is at /high or low stack limit

Save old state register /Fetch new state register

Increment \(:=(\operatorname{REG}[D F\}\langle!\ell: 0\rangle\langle=\operatorname{REG}[D F]\langle!!: 0\rangle+\) DELTA)
```

XOP<2>=0 => (Increment; (smk error)); No transfer specified
Limit => (STK_error));

```
XOP<2>=1 \(\Rightarrow \quad\langle X O P<0>=0 \Rightarrow\). (Increment;
                                    \(\rightarrow \operatorname{limit} \Rightarrow\) (MEM[REG[DF]<11:0>]<<REG[CF]);
\(\operatorname{XOP}<0>=1 \Rightarrow(\operatorname{REG}[C F]<=\operatorname{MEM}[\operatorname{REG}[D F]<11: 0>] ;\)
                                    Increment;
                                    Limit \(\Rightarrow\) (STK_error))
    )
```

AOP_SPARE : = ()

```



FIELD DEAMITRONS Rok MAcroinstruction Register


field Definition for SIATE ReGISTER

Field definitions figure 2


Expañion of acf fiecd for use as immedute data


T-MACMINE I INSTRUCTION FORMATS
Figure 2


0
1
OPI inPUT :IS REG[B] INPUT IS EXPANDED ACF FIEZD

logical Instruction Format figure 3

[0] OPR AS REGLBC]
opz is expanded acF fieca

notes:
COMPUTATION ISTAE SAME As ABUVE EXCEPT THAT. REG[AF] REMANS UNGMANGED; CONDITION CODES ARE SET

O:DEL US BF FIED EXTEUDED UITVI zexos

Arithmetic Instructbon Format FIGURE! 4


O SHIET AMOUNT is REG[BF].
SHIFT AMQUMT is EXPANDED ACF FIGZD
- sNMGCE LENGTH sirnte 0
- DOUBLE LENGTH SHIITT
\(\square\)
: 1
- suler amount indicaten byilibit
- shift amovar is dez \({ }^{(3)}\)
\(00]\) : LEFT SXYFT RQGRCAL
- leat rotate
- RIGHT SHIFT LOGICAL
- RIGHT SHIFT ARETHMETIC

Notes:
(1) REGCAF] sisource alud destination on single simiats
(2) On DOcuCE SHINE:

HIGH ORDCX PART IS REELAA]
LOW ORDER PART IS PEELAF©II


SHIFT / ROTATE INSTRUCTION FORMAT Figure 5

\begin{tabular}{|lllll}
0 & 0 & 0 & 0 \\
0 & 0 & 0 & 1 \\
0 & 0 & 1 & 0 \\
0 & 0 & 1 & 1 \\
\hline 0 & 1 & 0 & 0 \\
0 & 1 & 0 & 1 \\
0 & 1 & 1 & 0 \\
0 & 1 & 1 & 1 \\
\hline 1 & 0 & 0 & 0 \\
1 & 0 & 0 & 1 \\
1 & 0 & 1 & 0 \\
1 & 0 & 1 & 1 \\
\hline 1 & 1 & 0 & 0 \\
1 & 1 & 0 & 1 \\
1 & 1 & 1 & 0 \\
1 & 1 & 1 & 1 \\
\hline
\end{tabular}

MUITIPLY STEP
(1)

DIVIDE STEP
(1)

FORM EXCESS \(51 x\)
decimal additian
DEEIMAG SUBTRACTION
BINARY TO DEEIMACICONCUESION STEP (1) DeEmal to tinary conutresion steti (1) DERRX CYCLE (2)

MUCTIPLY STEP DIUIDE STEP Excess six DECIMAL ADD DECIMAL SUB Bin to der DEC TO BIN

\section*{NOTES:}

\section*{BF - OPERAND REGISTZR}

(1) TMEE OPARMTONS USE DOUBCE: CENGTH OPCRANAS REG[AF] AND REG[AFO1]
(1) DELAY ççE ISETS NO CONO r.TON CODES


SEMANTIS OF EXTENDED OPERITIONS
ExTENDED INSTRUCTION FORMAT

> - AmoUNT OF LEAT ROTATE
> BF - SOURCE REGISTEr

AF - DESTINATION REGISTER
EXP IF - IMMEDIATE MASK DATA

NOTES:
(1) operation:
\[
\operatorname{REG}[A F] ;(\text { LEFT_ROTATE }(R E G[B F], P O S) \wedge M A S K) \vee(R \in G[A F] \wedge \neg M A S K)
\] WHERE MASK IS EXPANDED ACF FIELD

Insert Instruction format figure 7

POS - AMOUNT of lent Radiate
BF - SOCRCE Requister
AF - DESTINATION REGISTER
EXP IF- IMMEDIATE MASK DATA

Notes:
(1) OPERATION:

REG[AR] \(\Leftarrow\) LEFT_ROTATE (REK[BF], POS) MASK WHERE MASK IS EXPANDED ACF FIELD

Extract Instruction format Figure 8

A-MACMINE INSTRUCTCON FORMnT
\[
\text { FIGURE } 9
\]

\[
\begin{array}{|c|c|c|c|c|c|c|c|}
\hline 1716: 151413: 12 & 1019 & 8: 7 & 5 & 5 & 3,210 \\
\hline 1000 & C F & D E & E F & X O P & V A L \\
\hline
\end{array}
\]

CF - REGISTER DESIGNATOR
DF
REGISTEX DELSIGNATOR

\(\div\) POINTER: MODIFICIATION:
- no modificianionj
- REG[DF] \& REG[DF] + VAL
- Reg[cF] *REG[DF] + UAL
; REG[CF] FRGG[CF]+UAG; REG[DF] \& REG[DF] \& VAL
\begin{tabular}{|c|c|}
\hline\(x 0\) & \(p\) \\
\hline 0 & 0 \\
0 & 0 \\
0 & 0
\end{tabular} 1


VAL - IMMEDIATE UALUE FOR POINTER MODIFICÁtION. BIT 3.15. ERTENDED.

\section*{Indikect Access Instruction format} ficuer 13


CF - DESTINATION REGISTER
PF
- SOURCE REGISTER,

FF I REGISTER MODIFICATION OPERATIONS
\[
\begin{aligned}
& \text { REG[CF] * REG[CF] + (000000000001DF) }{ }^{(1)} \\
& \text { REG [CF] © RET [CF] }+7\left(00000000001 \text { Db] }{ }^{(1)}\right. \\
& \text { REG [ChE]: RGE [CA] + REG[OH] } \\
& \text { REG ccfl }] \& R E G[C F]+\neg \text { REG [Db] }
\end{aligned}
\]
tEST ON RESUCT OF POINTER MOVIFICATION - LOOP IF GREATER THAN ZERO VAL: AMOUNT OF REATIUE JUMP IF SPECIFIED CONDITION 15 TRUE. BIT 3 : EXTENDED.

Notes:
(1) DF FIELD is extended with zeros
(C) A "I" in tue appropriate xor fiezd Bit indicates tidat. THE RKZATIUE JUMP WILL OCCUR IF THE: INDICATED CONDITION RESULTS FROM THE POINTER MODIFICATION

Pointer Modification Instruction format
\[
\text { FIGure } 14
\]


CF I SOURCE OR DESTINATION FOR STACK OPERATION
DA T CONTROL REGISTER
ER I SPARE


I Yo TRANS AER, cOUNT ONLY
- TRANSFER
- NO TEST AGAIPST BOUNDS
- Test AGAINst BOERRDS!
- pusim
- POD

VAL
INCREM\&NT AMOUNT FOR POINTER. BT T 3 IS EXTENDED.

NOTES:
(1) LAYOUT OF CONtROL REGISter I |


CMASK
- MASK FOR CODE TEST.

- TEST SPECIFICATION
- normal setose!
+ comricmicnnilu sense
\(\because\) USE NORMAL CODES
中 'use compcemexpra coDes:
- Use conDItion cone 5
- UsE imoraftor cuacis

ACE - CONDITIONALLY CONTROLLED A-MACNINE: OPERATION

NOTES:
(1). A. mACHINE OPKRATAOM SPECIAICD 15 SNAPPED IF:

Conditional. Instruction Format Figure 16


BASK - MASK FOR CODE TEST


TEST SPECIFICATION
- normal sense;
- USE NORMAL CODES
- USE COMPSEMEXTR CODES
- USE CONDITION CODES
- USE INDICATOR CODES
'VAL - REZATIUE BRANCH AMOUNT BIT 3 is EXTENDeD
NOTES:
(1) BRANCH TO: MAR A URL: \(F\) :
```

