



Enhanced thermally aided memory performance using few-layer ReS2 transistors

Goyal, Natasha; MacKenzie, David M.A.; Panchal, Vishal; Jawa, Himani; Kazakova, Olga; Petersen, Dirch Hjorth; Lodha, Saurabh

Published in: Applied Physics Letters

Link to article, DOI: 10.1063/1.5126809

Publication date: 2020

Document Version
Publisher's PDF, also known as Version of record

Link back to DTU Orbit

Citation (APA):

Goyal, N., MacKenzie, D. M. A., Panchal, V., Jawa, H., Kazakova, O., Petersen, D. H., & Lodha, S. (2020). Enhanced thermally aided memory performance using few-layer ReS₂ transistors. *Applied Physics Letters*, *116*(5), [052104]. https://doi.org/10.1063/1.5126809

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal

If you believe that this document breaches copyright please contact us providing details, and we will remove access to the work immediately and investigate your claim.

Enhanced thermally aided memory performance using few-layer ReS₂ transistors

Cite as: Appl. Phys. Lett. **116**, 052104 (2020); https://doi.org/10.1063/1.5126809 Submitted: 17 September 2019 . Accepted: 19 January 2020 . Published Online: 06 February 2020

Natasha Goyal , David M. A. Mackenzie , Vishal Panchal, Himani Jawa, Olga Kazakova , Dirch Hjorth Petersen, and Saurabh Lodha







ARTICLES YOU MAY BE INTERESTED IN

Interfacial Dzyaloshinskii-Moriya interaction between ferromagnetic insulator and heavy metal

Applied Physics Letters 116, 052404 (2020); https://doi.org/10.1063/1.5134762

Solid-state cooling by stress: A perspective

Applied Physics Letters 116, 050501 (2020); https://doi.org/10.1063/1.5140555

Contactless pick-and-place of millimetric objects using inverted near-field acoustic levitation Applied Physics Letters 116, 054104 (2020); https://doi.org/10.1063/1.5138598









Enhanced thermally aided memory performance using few-layer ReS₂ transistors

Cite as: Appl. Phys. Lett. **116**, 052104 (2020); doi: 10.1063/1.5126809 Submitted: 17 September 2019 · Accepted: 19 January 2020 · Published Online: 6 February 2020







Natasha Goyal, 1 David M. A. Mackenzie, 2 D Vishal Panchal, 3 Himani Jawa, 1 Olga Kazakova, 4 D Dirch Hjorth Petersen, 5 and Saurabh Lodha 1 D

AFFILIATIONS

- ¹Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai 400076, India
- ²Department of Electronics and Nanoengineering, Aalto University, PO Box 13500, FI-00076 Aalto, Finland
- ³Time, Quantum and Electromagnetics division, National Physical Laboratory, Teddington, Middlesex TW11 OLW, United Kingdom
- ⁴Quantum Technology, National Physical Laboratory, Teddington, Middlesex TW11 OLW, United Kingdom
- ⁵Department of Physics, Technical University of Denmark, Fysikvej, Building 311, DK-2800 Kgs. Lyngby, Denmark

ABSTRACT

Thermally varying hysteretic gate operation in few-layer ReS₂ and MoS₂ back gate field effect transistors (FETs) is studied and compared for memory applications. Clockwise hysteresis at room temperature and anti-clockwise hysteresis at higher temperature (373 K for ReS₂ and 400 K for MoS₂) are accompanied by step-like jumps in transfer curves for both forward and reverse voltage sweeps. Hence, a step-like conductance (STC) crossover hysteresis between the transfer curves for the two sweeps is observed at high temperature. Furthermore, memory parameters such as the RESET-to-WRITE window and READ window are defined and compared for clockwise hysteresis at low temperature and STC-type hysteresis at high temperature, showing better memory performance for ReS₂ FETs as compared to MoS₂ FETs. Smaller operating temperature and voltage along with larger READ and RESET-to-WRITE windows make ReS₂ FETs a better choice for thermally aided memory applications. Finally, temperature dependent Kelvin probe force microscopy measurements show decreasing (constant) surface potential with increasing temperature for ReS₂ (MoS₂). This indicates less effective intrinsic trapping at high temperature in ReS₂, leading to earlier occurrence of STC-type hysteresis in ReS₂ FETs as compared to MoS₂ FETs with increasing temperature.

Published under license by AIP Publishing. https://doi.org/10.1063/1.5126809

Recently, two-dimensional (2D) layered materials have attracted significant research interest for memory applications. Thermally assisted non-volatile memories (NVMs) have been demonstrated using monolayer and few-layer MoS₂. ^{1,2} In several other reports, large hysteresis in transistor transfer curves, normally undesirable for device performance, has been utilized for NVM applications.3-6 All of these reports use MoS₂ as the channel or as the charge trapping layer. In thermally assisted NVMs, locally generated heat is exploited for switching between different memory states. MoS₂ has shown excellent switching characteristics compared to other transition metal dichalcogenides (TMDs).7 Low off current (Ioff) and a high on/off current (I_{on}/I_{off}) ratio (due to a large bandgap) along with a low sub-threshold slope and high effective mass are some of the advantages of MoS₂, which make it a desirable switching material for memory applications.^{8,9} Among the TMDs, ReS₂ has also garnered significant attention recently 10,111 since it behaves as decoupled monolayers stacked on

top of each other due to the lack of interlayer coupling and weak interlayer registry. ¹² Hence, ReS₂ remains a direct bandgap semiconductor (E_G = 1.5 eV) from monolayer to bulk, showing no direct to indirect bandgap crossover as is shown by other TMDs, making it a preferred material for optoelectronic applications. ^{10,13}

With the increasing packing density of field effect transistors (FETs) on a single wafer, high performance ICs can reach an operating temperature (T) of 370–530 K (Ref. 14), making it important to understand and exploit the changes that occur in the properties of 2D materials at high T. Thermally assisted memory is one such application where locally generated heat is exploited to aid the switching between RESET (RST/STATE 0) and WRITE (WR/STATE 1) states.¹⁵ It can enable embedded in-memory computing that has emerged as a key hardware bottleneck for artificial intelligence/machine learning technologies. However, in-memory computing requires more computational power per unit volume of data storage in the RAM and parallel

a) Electronic mail: slodha@ee.iitb.ac.in

TABLE I. Comparison of memory parameters obtained in this work with the previous reports on thermally assisted memory using MoS₂ as the channel material.

References	Material	Operating temperature	Operating voltage (V_{p-p})	RST-to-WR window $(\Delta V_{th}/V_{p-p})$	RD window	Hysteresis type
1	Monolayer, MoS ₂	490 K	$-40~\mathrm{V}$ to $+40~\mathrm{V}$	0.44	5.5	STC + ACW
21	Monolayer, MoS ₂	350 K	-30 V to $+15 V$	0.50	7	CW
22	Multilayer MoS ₂	300 K	-30 V to $+30 V$	0.1	_	CW
This work	Few-layer MoS ₂	400 K	$-100~\mathrm{V}$ to $+60~\mathrm{V}$	0.16	1.9	STC + ACW
This Work	Few-layer ReS ₂	375 K	$-100~\mathrm{V}$ to $+30~\mathrm{V}$	0.58	7.4	STC + ACW

distributed processing. This increases the operational T of data centers, resulting in several reliability concerns. 16,17 Therefore, enabling low T memory operation in 2D materials is timely and relevant. In this study, thermally varying hysteretic gate operation, in few-layer MoS₂ and in few-layer ReS2, is studied and compared for memory applications. Four-terminal back gate FETs are used in this study to eliminate the contribution from contact resistance. 18 Clockwise (CW) hysteresis is observed for both ReS2 and MoS2 at room temperature (RT), whereas anti-clockwise (ACW) hysteresis along with step-like jumps in the transfer curves leading to a conductance crossover between the forward sweep (FS, -100 V to +100 V) and reverse sweep (RS, $+100\,\mathrm{V}$ to $-100\,\mathrm{V}$) directions (step-like conductance crossover hysteresis or STC hysteresis) is observed at high T. A similar behavior has been previously reported for monolayer MoS₂ FETs. Here, we observe this behavior in both few-layer MoS2 at 400 K and few-layer ReS₂ at 375 K, attributing the RT CW hysteresis to the dominance of native intrinsic traps and the conductance crossover at high T to charge exchange between the p⁺ Si back gate and gate oxide SiO₂. The charge can be trapped in the oxide near the 2D channel/dielectric or the back gate/dielectric interface. However, the latter is found to be dominating at high T in these systems.² A comparison of this work with previous reports on thermally assisted memory is presented in

We observe lower operating voltage (V_{p-p}) , a larger RST-to-WR window, defined as $\Delta V_{th}/V_{p-p}$ (where ΔV_{th} is the hysteresis width), and a larger READ (RD) window for STC hysteresis in ReS₂ devices. Improved memory parameters for ReS₂ FETs at much lower T are attributed to a rapidly reducing effect of intrinsic traps with increasing T. This is verified by T-dependent Kelvin probe force microscopy (KPFM) measurements, which indicate the decreasing work function for ReS₂ (Φ_{ReS_2}) unlike an almost constant work function for MoS₂ (Φ_{MoS_2}) with increasing T.

Figure 1(a) shows an optical image (top) and a 3D schematic (bottom) of the four-terminal back gated transistor structure used to study thermally varying hysteretic gate operation for both MoS₂ and ReS₂ as the channel materials. The TMD sheets were mechanically exfoliated (using adhesive blue tape) from bulk crystals on heavily doped p-type silicon substrates with a 280 nm SiO₂ layer on top. ^{23,24} Optical microscopy was used to identify the flakes for further processing. Source/drain electrodes were then patterned using electron beam lithography followed by metal deposition. 10 nm Cr and 100 nm Au were used to form source/drain metal contacts with the flakes.

Figures 1 and 2 show the conductance (G) vs back gate voltage (V_{GS}) curves for varying T. Figures 1(d) and 2(d) define the RST, RD, and WR operations for the ReS₂ and MoS₂ memories, respectively.

All the measurements reported in this work start with the FS followed by RS. We observe two significant step-like jumps in the G-V_{GS} plots at higher T. The first one occurs during FS at 20 V for ReS₂ [Fig. 1(d)] and at 35 V [Fig. 2(d)] for MoS₂. The second one occurs during RS at $-76 \, \text{V}$ for ReS₂ [Fig. 1(d)] and $-66 \, \text{V}$ for MoS₂ [Fig. 2(d)]. As a result STC hysteresis emerges at 373 K and 400 K for ReS₂ and MoS₂, respectively. These jumps can be prominently observed in the transconductance (g_m) curves in Figs. S1(a) and S1(b) of the supplementary material for ReS₂ and MoS₂, respectively. Along with the jumps occurring at higher T, a switch from CW hysteresis at RT to ACW hysteresis at higher T can also be observed in the transfer curves for both ReS₂ and MoS₂.

The changing hysteresis behavior with varying T is shown in Figs. 3(a) and 3(b) via the change in threshold voltage (V_{th}) for FS (STATE 1, V_{th}^{FS}) and RS (STATE 0, V_{th}^{RS}) with T for MoS₂ and ReS₂, respectively. A transition from CW ($V_{th}^{FS} < V_{th}^{RS}$) to ACW ($V_{th}^{FS} > V_{th}^{RS}$) hysteresis with increasing T can be observed. A larger hysteresis width ($\Delta V_{th} = V_{th}^{RS} - V_{th}^{FS}$) for ReS₂ at much lower T compared to MoS₂ can also be seen. As marked in Figs. 1(d) and 2(d), WR and RST operations are carried out at the end of FS and RS, respectively. A larger ΔV_{th} implies a larger RST-to-WR window, a desirable feature for




FIG. 1. (a) Optical image (top) and schematic (bottom) of back-gated vdP FETs with the ReS $_2$ /MoS $_2$ channel. G(S) vs V $_{\rm GS}$ (V) at V $_d=2$ V for ReS $_2$ FET showing the evolving hysteresis width with increasing T at (b) 323 K, (c) 348 K, and (d) 373 K, depicting STATES 0 and 1 corresponding to WRITE (WR) and RESET (RST), respectively. ²⁵




FIG. 2. G(S) vs V_{GS}(V) at V_d = 0.5 V for MoS₂ FET showing the evolving hysteresis width with increasing T at (a) 323 K, (b) 348 K, (c) 373 K, and (d) 400 K, indicating memory STATE 0 and STATE 1.²⁵

memory operation. Hence, a larger RST-to-WR window is observed for ReS₂ as compared to MoS₂. Figure 3(c) shows the ratio of g_m closer to STATE 0 ($g_{m,RS0}$ for RS and $g_{m,FS0}$ for FS) to g_m closer to STATE 1 ($g_{m,RS1}$ for RS and $g_{m,FS1}$ for FS) as marked in Figs. 1(d) and 2(d). The difference between $g_{m,RS0}/g_{m,RS1}$ and $g_{m,FS0}/g_{m,FS1}$ is defined as the RD window, which rapidly increases with increasing T for ReS₂ at much lower T as compared to MoS₂.

When T is increased from RT to higher T, a change from CW to ACW hysteresis along with step-like jumps occurs during both FS




FIG. 3. The change in V_{fS}^{FS} and V_{fh}^{RS} with varying T for (a) MoS₂ and (b) ReS₂. The shaded green region shows a larger RST-to-WR window for ReS₂ as compared to MoS₂, at much lower T. (c) g_m ratios for ReS₂ and MoS₂ devices during FS and RS close to STATE 0 and STATE 1. (d) Band diagrams of the back-gated FETs with ReS₂/MoS₂ as the channel material. At RT, (i) the onset of RS moves the Fermi level (E_f) closer to conduction band minimum (E_c), which leads to electron (e⁻) trapping below E_f (shown by the solid red arrow), while (ii) the onset of FS causes the de-trapping of e⁻ that are above E_f . As T increases, the intrinsic traps can be occupied by e⁻ at all voltages due to the availability of thermionic energy. Therefore, at higher T, during FS, (iii) when $V_{GS} < 0$, e⁻ from the p⁺-Si gate jump into the oxide (dashed arrow) screening the applied V_{GS} , while (iv) for $V_{GS} > 0$, these e⁻ jump back to the gate, causing the first g_m jump (STATE 1). (v) During RS when $V_{GS} < 0$, e⁻ from the gate jump again to the oxide re-screening V_{GS} , resulting in the occurrence of the second g_m jump (STATE 0).

(leading to STATE 1) and RS (leading to STATE 0). We attribute the fading away of the CW hysteresis with increasing T to electron (e-) trapping and de-trapping into the deep level channel traps that occur due to intrinsic defects in materials, as previously reported for fully depleted channels.^{2,26-28} At the onset of RS (+100 V), these traps below the Fermi level (E_f) get filled by e⁻, and hence, an increase in V_{th} is observed [Fig. 3(d)-(i)], whereas at the onset of FS (-100 V), the bands closer to the SiO₂/channel interface bend to favor e⁻ de-trapping from the intrinsic traps, resulting in reduced V_{th} [Fig. 3(d)-(ii)]. As a result, CW hysteresis is seen at RT. At higher T, the deep level traps have an equal probability of getting trapped irrespective of the voltage applied, and hence, the hysteresis starts to fade away.2 Instead, an ACW hysteresis with step-like jumps in the G vs V_{GS} profile starts occurring (at 348 K for ReS₂ and at 373 K for MoS₂), which is attributed to the trapping and de-trapping of e from the gate into the oxide and vice versa with enough activation energy (EA) at higher temperature. At high T, at the beginning of FS (V_{GS} < 0), the bands bend as shown by the schematic in Fig. 3(d)-(iii) favoring e injection from the gate into the oxide causing gate field screening. The stored e⁻ give rise to a repulsive field in addition to the gate field as long as $V_{GS} < 0$. For $V_{GS} > 0$, the bands evolve [Fig. 3(d)-(iv)] allowing the trapped oxide e⁻ to jump back into the gate, resulting in a sudden increase in the attractive field seen by the channel and the first g_m jump is observed, which leads to STATE 1 of the memory operation during FS. For $V_{GS} < 0$ during RS, the ejection of e^- from the oxide into the gate is again favored [Fig. 3(d)-(v)], and we see the second g_m jump, leading to STATE 0 of the memory operation. It is important to note that at lower T, the gate e do not have the EA required to overcome the barrier between the gate and the oxide. Hence, intrinsic trapping is the dominating mechanism responsible for CW hysteresis at lower T.

Figure 4(a) plots ΔV_{th} (left axis) and trap density (ΔN_T , right axis) vs T, extracted from Figs. 1 and 2 for ReS₂ (red line) and MoS₂ (green line), respectively, using the following equation:

$$\Delta N_T = \frac{\Delta V_{th} \times C_{ox}}{q},\tag{1}$$

where the gate oxide capacitance per unit area is given by $C_{ox} = \frac{\varepsilon_0 \varepsilon_r}{d}$, ε_r = 3.9, and oxide thickness d = 280 nm. The fits (dashed lines) to ΔV_{th} and ΔN_T in Fig. 4(a) are used to extract the oxide trap density (ΔN_{OT}) and intrinsic trap density (ΔN_{IT}) components for ReS₂ and MoS₂ in Fig. 4(b). ΔN_{OT} is considered to be negligible at RT and the same for both ReS2 and MoS2 at all T since both types of devices are fabricated on identical p⁺Si/SiO₂ substrates. The algebraic sum of ΔN_{OT} and ΔN_{TT} results in total ΔN_{T} . For both materials, hysteresis becomes zero at higher T due to the reducing impact of ΔN_{IT} , but the effect of $\Delta N_{IT,ReS_2}$ dies faster than $\Delta N_{IT,MoS_2}$. This is explained by a schematic shown in Fig. 4(c), depicting the inversion from CW to ACW hysteresis with increasing T due to the dominance of ΔN_{IT} and ΔN_{OT} independently at RT and high T, respectively. The evolution of hysteresis with T due to only ΔN_{OT} is shown by the solid pink line, depicting a negligible hysteresis at lower T, which eventually increases for higher T. However, the solid red and blue lines show the effect of ΔN_{IT} on hysteresis for ReS2 and MoS2 with T, respectively. Hence, adding the hysteresis effects from the two kinds of traps gives the net hysteresis change as shown by the dashed lines in Fig. 4(b). Steeper reduction in $\Delta N_{IT,ReS}$, with T as compared to $\Delta N_{IT,MoS}$, can be observed.




FIG. 4. (a) ΔV_{th} (left axis) and ΔN_T (right axis) vs T extracted from the experimental data (solid line) along with the fitted data (dashed lines) for MoS $_2$ and ReS $_2$. (b) Evolution of fitted ΔN_T data (dashed lines) along with ΔN_{OT} , $\Delta N_{IT,ReS}_2$, and $\Delta N_{IT,MoS}_2$ constituents with T. (b) Schematic explaining the evolution of ΔV_{th} due to $\Delta V_{th,NoT}$ and $\Delta V_{th,NoT}$ separately, for ReS $_2$ and MoS $_2$, leading to a quicker (lower T) transition from CW to ACW hysteresis for ReS $_2$. (d) Evolution of average CPD values for ReS $_2$ and MoS $_2$ with increasing T.

Finally, T-dependent KPFM measurements were performed to confirm the proposed model. The average contact potential difference (CPD) measured for ReS_2 and MoS_2 is shown in Fig. 4(d). We define CPD by

$$\phi_{sample} = \phi_{tip} - [q \times CPD], \tag{2}$$

where ϕ_{sample} and ϕ_{tip} represent the work function of the sample and the tip, respectively, and q is the electronic charge. The CPD values obtained are consistent with previous reports.^{29,30} CPD values for ReS₂ increase with increasing T, whereas they remain almost unchanged for MoS₂. The temperatures for crossover from CW to ACW hysteresis are marked as T_{CO,ReS}, and T_{CO,MoS}. The material with a more negative CPD value implies a larger work function and more e depletion [Eq. (2)]. According to previous reports, gas adsorbates that act as e acceptors are responsible for e depletion, leading to more negative CPD. 30-32 However, all the measurements in this work are carried out in a controlled nitrogen ambient, ruling out the presence of adsorbates as a possible cause for e⁻ depletion. Therefore, we infer intrinsic trapping as the likely reason for edepletion, resulting in more negative CPD values at RT for ReS2. Moreover, intrinsic trapping can only be observed in devices with fully depleted channels; 2,26 hence, at higher T, the effect of intrinsic traps is nullified and oxide trapping dominates. As shown in Fig. 4(d), T_{CO,ReS_2} is less than T_{CO,MoS_2} , implying that the effect of intrinsic traps persists for much higher T in MoS2 than for ReS2 consistent with the proposed model. The CPD maps for ReS2 are shown in Fig. 5(a) at 323 K and Fig. 5(b) at 373 K and for MoS₂ in Fig. 5(c) at 323 K and Fig. 5(d) at 373 K. The contrast for all the images is adjusted on the same scale, clearly showing the most negative CPD for ReS_2 at RT in Fig. 5(a).

To conclude, in this report, we demonstrate thermally assisted memory using back-gated vdP FETs with few-layer ReS₂ and MoS₂ as




FIG. 5. CPD maps for ReS₂ at (a) 323 K and (b) 373 K and for MoS₂ at (c) 323 K and (d) 373 K. The contrast for all the CPDs is adjusted on the same scale.

the channel materials. The transfer characteristics show a change in the hysteresis direction from CW to ACW with increasing T, along with step-like jumps in the transfer curves at higher T (STC crossover hysteresis). Memory parameters such as RST-to-WR and RD windows are compared for memory operation. The step-like jumps in the transfer curve occur at much lower T for ReS₂ (373 K) as compared to MoS₂ (400 K), making it a better choice for memory applications. These results are ascribed to a combined effect of intrinsic traps at lower T and screening of gate voltage due to electron injection from the gate into oxide trapping sites at higher T. This physical model is corroborated through T-dependent KPFM measurements that show an increase in CPD for ReS₂, while an almost constant CPD for MoS₂ with increasing T. This implies enhanced depletion of electrons in ReS₂ with increasing T, reinforcing the model of faster de-trapping of intrinsic ReS₂ traps with T and hence a lower crossover T.

See the supplementary material for the transconductance (g_m) vs gate voltage (V_{GS}) plots at varying temperatures for ReS₂ and MoS₂ showing jumps during forward sweep and reverse sweep at high temperatures.

REFERENCES

¹G. He, H. Ramamoorthy, C.-P. Kwan, Y.-H. Lee, J. Nathawat, R. Somphonsane, M. Matsunaga, A. Higuchi, T. Yamanaka, N. Aoki *et al.*, "Thermally assisted nonvolatile memory in monolayer MoS₂ transistors," Nano Lett. **16**, 6445–6451 (2016).

²N. Kaushik, D. M. Mackenzie, K. Thakar, N. Goyal, B. Mukherjee, P. Boggild, D. H. Petersen, and S. Lodha, "Reversible hysteresis inversion in MoS₂ field effect transistors," npj 2D Mater. Appl. 1, 34 (2017).

³M. Chen, H. Nam, S. Wi, G. Priessnitz, I. M. Gunawan, and X. Liang, "Multibit data storage states formed in plasma-treated MoS₂ transistors," ACS Nano 8, 4023–4032 (2014).

4S. Bertolazzi, D. Krasnozhon, and A. Kis, "Nonvolatile memory cells based on MoS₂/graphene heterostructures," ACS Nano 7, 3246–3252 (2013).

⁵M. S. Choi, G.-H. Lee, Y.-J. Yu, D.-Y. Lee, S. H. Lee, P. Kim, J. Hone, and W. J. Yoo, "Controlled charge trapping by molybdenum disulphide and graphene in ultrathin heterostructured memory devices," Nat. Commun. 4, 1624 (2013).

⁶V. K. Sangwan, D. Jariwala, I. S. Kim, K.-S. Chen, T. J. Marks, L. J. Lauhon, and M. C. Hersam, "Gate-tunable memristive phenomena mediated by grain boundaries in single-layer MoS₂," Nat. Nanotechnol. **10**, 403 (2015)

- ⁷Q. H. Wang, K. Kalantar-Zadeh, A. Kis, J. N. Coleman, and M. S. Strano, "Electronics and optoelectronics of two-dimensional transition metal dichalcogenides," Nat. Nanotechnol. 7, 699 (2012).
- ⁸Y. Yoon, K. Ganapathi, and S. Salahuddin, "How good can monolayer MoS₂ transistors be?," Nano Lett. **11**, 3768–3773 (2011).
- ⁹H. Wang, L. Yu, Y.-H. Lee, Y. Shi, A. Hsu, M. L. Chin, L.-J. Li, M. Dubey, J. Kong, and T. Palacios, "Integrated circuits based on bilayer MoS₂ transistors," Nano Lett. 12, 4674–4680 (2012).
- ¹⁰E. Zhang, Y. Jin, X. Yuan, W. Wang, C. Zhang, L. Tang, S. Liu, P. Zhou, W. Hu, and F. Xiu, "ReS₂-based field-effect transistors and photodetectors," Adv. Funct. Mater. 25, 4076–4082 (2015).
- ¹¹Y. Xiong, H. Chen, D. W. Zhang, and P. Zhou, "Electronic and optoelectronic applications based on ReS₂," Phys. Status Solidi RRL 13, 1800658 (2019).
- ¹²S. Tongay, H. Sahin, C. Ko, A. Luce, W. Fan, K. Liu, J. Zhou, Y.-S. Huang, C.-H. Ho, J. Yan *et al.*, "Monolayer behaviour in bulk ReS₂ due to electronic and vibrational decoupling," Nat. Commun. 5, 3252 (2014).
- ¹³ E. Liu, M. Long, J. Zeng, W. Luo, Y. Wang, Y. Pan, W. Zhou, B. Wang, W. Hu, Z. Ni et al., "High responsivity phototransistors based on few-layer ReS₂ for weak signal detection," Adv. Funct. Mater. 26, 1938–1944 (2016).
- ¹⁴D. K. Schroder and J. A. Babcock, "Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing," J. Appl. Phys. 94, 1–18 (2003).
- ¹⁵S. Hong, O. Auciello, and D. Wouters, *Emerging Non-Volatile Memories* (Springer, 2014).
- ¹⁶M. K. Patterson, "The effect of data center temperature on energy efficiency," in 2008 11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (IEEE, 2008), pp. 1167–1174.
- ¹⁷N. El-Sayed, I. A. Stefanovici, G. Amvrosiadis, A. A. Hwang, and B. Schroeder, "Temperature management in data centers: Why some (might) like it hot," in Proceedings of the ACM Sigmetrics Performance Evaluation Review (2012), Vol. 40, pp. 163–174.
- ¹⁸D. M. Mackenzie, J. D. Buron, P. R. Whelan, J. M. Caridad, M. Bjergfelt, B. Luo, A. Shivayogimath, A. L. Smitshuysen, J. D. Thomsen, T. J. Booth *et al.*, "Quality assessment of graphene: Continuity, uniformity, and accuracy of mobility measurements," Nano Res. 10, 3596–3605 (2017).
- ¹⁹N. Goyal, N. Kaushik, H. Jawa, and S. Lodha, "Enhanced stability and performance of few-layer black phosphorus transistors by electron beam irradiation," Nanoscale 10, 11616–11623 (2018).
- ²⁰N. Goyal, N. Parihar, H. Jawa, S. Mahapatra, and S. Lodha, "Accurate threshold voltage reliability evaluation of thin Al₂O₃ top gate dielectric black

- phosphorous FETs using ultrafast measurement pulses," ACS Appl. Mater. Interfaces 11, 23673–23680 (2019).
- ²¹A. D. Bartolomeo, L. Genovese, F. Giubileo, L. Iemmo, G. Luongo, T. Foller, and M. Schleberger, "Hysteresis in the transfer characteristics of MoS₂ transistors," 2D Mater. 5, 015014 (2017).
- ²²Y. Park, H. W. Baac, J. Heo, and G. Yoo, "Thermally activated trap charges responsible for hysteresis in multilayer MoS₂ field-effect transistors," Appl. Phys. Lett. 108, 083102 (2016).
- ²³A. K. Geim and K. S. Novoselov, "The rise of graphene," in *Nanoscience and Technology: A Collection of Reviews from Nature Journals* (World Scientific, 2010), pp. 11–19.
- 24A. K. Geim, "Nobel lecture: Random walk to graphene," Rev. Mod. Phys. 83, 851 (2011).
- 25N. Goyal, D. M. Mackenzie, H. Jawa, D. H. Petersen, and S. Lodha, "Thermally aided nonvolatile memory using ReS₂ transistors," in 76th Device Research Conference (IEEE, 2018).
- ²⁶H.-C. Lin, C.-H. Hung, W.-C. Chen, Z.-M. Lin, H.-H. Hsu, and T.-Y. Hunag, "Origin of hysteresis in current-voltage characteristics of polycrystalline silicon thin-film transistors," J. Appl. Phys. 105, 054502 (2009).
- ²⁷N. Kaushik, S. Ghosh, and S. Lodha, "Low-frequency noise in supported and suspended MoS₂ transistors," IEEE Trans. Electron Devices 65, 4135–4140 (2018).
- ²⁸K. Thakar, B. Mukherjee, S. Grover, N. Kaushik, M. Deshmukh, and S. Lodha, "Multilayer ReS₂ photodetectors with gate tunability for high responsivity and high-speed applications," ACS Appl. Mater. Interfaces 10, 36512–36522 (2018).
- ²⁹F. Li, J. Qi, M. Xu, J. Xiao, Y. Xu, X. Zhang, S. Liu, and Y. Zhang, "Layer dependence and light tuning surface potential of 2d MoS₂ on various substrates," Small 13, 1603103 (2017).
- 30 J. H. Kim, J. Lee, J. H. Kim, C. Hwang, C. Lee, and J. Y. Park, "Work function variation of MoS₂ atomic layers grown with chemical vapor deposition: The effects of thickness and the adsorption of water/oxygen molecules," Appl. Phys. Lett. 106, 251606 (2015).
- ³¹S. Y. Lee, U. J. Kim, J. Chung, H. Nam, H. Y. Jeong, G. H. Han, H. Kim, H. M. Oh, H. Lee, H. Kim et al., "Large work function modulation of monolayer MoS₂ by ambient gases," ACS Nano 10, 6100–6107 (2016).
- 32Y. Feng, K. Zhang, H. Li, F. Wang, B. Zhou, M. Fang, W. Wang, J. Wei, and H. P. Wong, "In situ visualization and detection of surface potential variation of mono and multilayer MoS₂ under different humidities using kelvin probe force microscopy," Nanotechnology 28, 295705 (2017).