



University  
of Glasgow

Hill, R.J.W. and Moran, D.A.J. and Li, X. and Zhou, H. and Macintyre, D. and Thoms, S. and Asenov, A. and Zurcher, P. and Rajagopalan, K. and Abrokwhah, J. and Droopad, R. and Passlack, M. and Thayne, I.G. (2007) Enhancement-mode GaAs MOSFETs with an  $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$  channel, a mobility of over  $5000 \text{ cm}^2/\text{V} \cdot \text{s}$ , and transconductance of Over  $475 \mu\text{S}/\mu\text{m}$ . *IEEE Electron Device Letters* 284(12):pp. 1080-1082.

<http://eprints.gla.ac.uk/4036/>

Deposited on: 18 March 2008

# Enhancement-Mode GaAs MOSFETs With an $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$ Channel, a Mobility of Over $5000 \text{ cm}^2/\text{V} \cdot \text{s}$ , and Transconductance of Over $475 \mu\text{S}/\mu\text{m}$

Richard J. W. Hill, David A. J. Moran, Xu Li, Haiping Zhou, Douglas Macintyre, Stephen Thoms, Asen Asenov, *Senior Member, IEEE*, Peter Zurcher, *Member, IEEE*, Karthik Rajagopalan, *Member, IEEE*, Jonathan Abrokwhah, *Senior Member, IEEE*, Ravi Droopad, *Senior Member, IEEE*, Matthias Passlack, *Senior Member, IEEE*, and Iain G. Thayne

**Abstract**—We present metal-gate high- $\kappa$ -dielectric enhancement-mode (e-mode) III-V MOSFETs with the highest reported effective mobility and transconductance to date. The devices employ a GaGdO high- $\kappa$  ( $\kappa = 20$ ) gate stack, a Pt gate, and a  $\delta$ -doped  $\text{InGaAs/AlGaAs/GaAs}$  heterostructure. Typical  $1\text{-}\mu\text{m}$  gate length device figures of merit are given as follows: saturation drive current,  $I_{d,\text{sat}} = 407 \mu\text{A}/\mu\text{m}$ ; threshold voltage,  $V_t = +0.26 \text{ V}$ ; maximum extrinsic transconductance,  $g_m = 477 \mu\text{S}/\mu\text{m}$  (the highest reported to date for a III-V MOSFET); gate leakage current,  $I_g = 30 \text{ pA}$ ; subthreshold swing,  $S = 102 \text{ mV/dec}$ ; on resistance,  $R_{\text{on}} = 1920 \Omega \cdot \mu\text{m}$ ;  $I_{\text{on}}/I_{\text{off}}$  ratio  $= 6.3 \times 10^4$ ; and output conductance,  $g_d = 11 \text{ mS/mm}$ . A peak electron mobility of  $5230 \text{ cm}^2/\text{V} \cdot \text{s}$  was extracted from low-drain-bias measurements of  $20 \mu\text{m}$  long-channel devices, which, to the authors' best knowledge, is the highest mobility extracted from any e-mode MOSFET. These transport and device data are highly encouraging for future high-performance n-channel complementary metal-oxide-semiconductor solutions based on III-V MOSFETs.

**Index Terms**—Enhancement mode (e-mode), GaGdO, high  $\kappa$ , III-V MOSFET.

## I. INTRODUCTION

**F**UTURE SCALING of CMOS in accordance with Moore's law and to meet the demands of the International Technology Roadmap for Semiconductors will require various nontraditional solutions such as high- $\kappa$  dielectrics, metal gates, and high-mobility channels [1]. Interest has recently focused on germanium and III-V-based material systems as likely p- and n-channel ultimate scaling solutions because of their superior transport properties. It is expected that the corresponding high intrinsic hole and electron mobilities and low effective masses should translate to higher drive current and lower access resis-

tance [2]–[4]. III-V MOSFET technology may also find future use in radio frequency applications at low voltage and for high efficiency, i.e., in wireless and mobile products. In this letter, we report record performance and mobility from implant-free GaAs MOSFETs [5] that feature a high- $\kappa$  dielectric/metal gate stack and an  $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$  channel. In contrast with previously reported GaAs MOSFET electron mobility measurements made by noncontact methods of ungated structures [3], the data reported here represent the highest mobility extracted from GaAs MOSFET  $I_d$ - $V_{\text{ds}}$  characteristics. Previously, enhancement-mode (e-mode) GaAs MOSFETs with performance that was significantly constrained by relatively high source and drain resistance were reported [6], [7]. In this letter, we have utilized a wet etch process to remove the gate oxide prior to ohmic contact metallization rather than an ion mill technique, which delivers a reduction in contact resistance by a factor of five to ten. This is due to both the selective nature of the wet etch removal of the oxide layer, which stops on the underlying semiconductor surface and the lack of any damage introduced by the physical ion milling process.

## II. EXPERIMENT

The epitaxial layer structure used to fabricate the transistors comprised the following layers that were sequentially grown on a semi-insulating (100) GaAs substrate: a 200-nm GaAs buffer; a 65-nm  $\text{Al}_{0.2}\text{Ga}_{0.8}\text{As}$  buffer; a 5-nm  $\text{Al}_{0.2}\text{Ga}_{0.8}\text{As/GaAs}$  spacer; a 10-nm  $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$  channel; a 3-nm GaAs spacer; a 2-nm  $\text{Al}_{0.45}\text{Ga}_{0.55}\text{As}$  barrier layer; a 0.5-nm GaAs layer; and a 10-nm  $\text{Ga}_2\text{O}_3/\text{GaGdO}$  (GGO) dielectric stack. Silicon  $\delta$ -doping layers were placed above and below the channel, with doping densities of  $1 \times 10^{12}$  and  $3 \times 10^{12} \text{ cm}^{-2}$ , respectively. A two-level wrap-around gate design (where the gate encircles the drain) was used to simplify the device process flow, removing the need for isolation. First, the Pt/Au gate was patterned by direct-write electron beam lithography (EBL) and liftoff. Subsequently, ohmic contacts, with a source-drain separation of  $2.7 \mu\text{m}$ , were defined, again, by EBL. The GGO dielectric stack was removed by selective HCl wet etching (1:100 HCl:H<sub>2</sub>O, 30 s) prior to deposition of Ni/Ge/Au ohmic

Manuscript received August 21, 2007; revised September 26, 2007. The review of this letter was arranged by Editor J. del Alamo.

R. J. W. Hill, D. A. J. Moran, X. Li, H. Zhou, D. Macintyre, S. Thoms, A. Asenov, and I. G. Thayne are with the Nanoelectronics Research Centre, University of Glasgow, Glasgow G12 8LT, U.K. (e-mail: rihill@elec.gla.ac.uk).

P. Zurcher, K. Rajagopalan, J. Abrokwhah, R. Droopad, and M. Passlack are with Freescale Semiconductor Inc., Tempe, AZ 85284 USA.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2007.910009




Fig. 1.  $I_d$ - $V_{ds}$  characteristics of a typical 1- $\mu$ m gate length GaAs MOSFET with an  $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$  channel. Inset: optical and SEM micrographs of a completed device.




Fig. 2.  $I_d$ - $V_{gs}$  and  $g_m$ - $V_{gs}$  characteristics of a typical 1- $\mu$ m gate length GaAs MOSFET with an  $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$  channel ( $V_{ds} = 2$  V).

contacts, which underwent rapid thermal annealing at 430 °C for 60 s. Optical and scanning electron microscope micrographs of a completed device are shown in the inset of Fig. 1. Transmission line measurements of process control structures, alongside the MOSFET devices, gave a contact resistance of 410  $\Omega \cdot \mu\text{m}$  and a sheet resistance of 449  $\Omega/\text{sq}$ .

### III. RESULTS AND DISCUSSION

Fig. 1 shows the  $I_d$ - $V_{ds}$  characteristics of a typical 1- $\mu$ m device, where the gate voltage was varied from 0 to 2.0 V in steps of 0.5 V. Fig. 2 plots the  $I_d$ - $V_{gs}$  and  $g_m$ - $V_{gs}$  curves at a drain bias of 2 V. The device figures of merit were given as follows (measurement conditions in parentheses):  $V_t = 0.26$  V ( $V_{ds} = 2$  V and  $I_d = 1$   $\mu\text{A}/\mu\text{m}$ );  $I_{d,\text{sat}} = 407$   $\mu\text{A}/\mu\text{m}$  ( $V_{gs} = 2$  V and  $V_{ds} = 1.75$  V); maximum extrinsic  $g_m = 477$   $\mu\text{S}/\mu\text{m}$  ( $V_g = 1.1$  V and  $V_d = 2$  V);  $g_d = 11$   $\mu\text{S}/\mu\text{m}$  ( $V_{gs} = 1.5$  V and  $V_{ds} = 1.5$  V);  $R_{\text{on}} = 1920$   $\Omega \cdot \mu\text{m}$  ( $V_{gs} = 2$  V and  $V_{ds} = 0.05$  V); and maximum  $I_g = 30$  pA (maximum across full operating voltage range). Fig. 3 shows the semilogarithmic plot of the  $I_d$ - $V_{gs}$  characteristics ( $V_{ds} = 0.1$  and 2 V), with  $I_g$  ( $V_{ds} = 0.1$  and 2 V) in the inset. Drain-induced barrier lowering is effectively 0 mV/V, indicating a well-scaled layer structure for this gate length. The average  $S$  is 102 mV/dec ( $V_{gs} = -0.2$  to 0.2 V and  $V_d = 2$  V), and the  $I_{\text{on}}/I_{\text{off}}$  ratio is  $6.3 \times 10^4$  ( $I_{\text{off}}, V_{gs} = 0$  V and  $V_d =$




Fig. 3. Logarithm of  $I_d$ - $V_{gs}$ , with  $I_g$ - $V_{gs}$  in the inset, of a typical 1- $\mu$ m gate length GaAs MOSFET with an  $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$  channel. Dashed lines:  $V_{ds} = 0.1$  V. Solid lines:  $V_{ds} = 2$  V.




Fig. 4.  $I_d$ - $V_{gs}$  and  $g_m$ - $V_{gs}$  characteristics of a typical 20- $\mu$ m gate length GaAs MOSFET with an  $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$  channel. Dashed lines (inset):  $V_{ds} = 0.1$  V. Solid lines:  $V_{ds} = 3$  V.

2 V;  $I_{\text{on}}, V_{gs} = 2$  V and  $V_{ds} = 2$  V). The five to ten times reduction in contact resistance from previously published devices [6], [7] has resulted in a factor of two to six times increase in the maximum extrinsic  $g_m$ . The excellent subthreshold performance and high  $g_m$  indicate a minimal interface trap density over the complete gate voltage operation range. Details about the device operation of implant-free flatband MOSFETs can be found in [5].

A method that is analogous to the split CV method [8] was used to extract the effective carrier mobility as a function of carrier concentration from the  $I_d$ - $V_{gs}$  characteristics of a 20- $\mu$ m gate length device at  $V_{ds} = 0.1$  V. Typical  $I_d$ - $V_{gs}$  and  $g_m$ - $V_{gs}$  ( $V_{ds} = 0.1$  and 3 V) plots of an  $L_g = 20$   $\mu\text{m}$  device are given in Fig. 4. Figures of merit are  $V_t = 0.45$  V ( $V_{ds} = 0.1$  V and  $I_d = 1$   $\mu\text{A}/\mu\text{m}$ ),  $I_{d,\text{sat}} = 230$   $\mu\text{A}/\mu\text{m}$  ( $V_{gs} = 3$  V and  $V_{ds} = 3$  V), maximum extrinsic  $g_m = 130$   $\mu\text{S}/\mu\text{m}$  ( $V_{gs} = 2.1$  V and  $V_d = 3$  V),  $R_{\text{on}} = 7120$   $\Omega \cdot \mu\text{m}$  ( $V_{gs} = 3$  V and  $V_{ds} = 0.1$  V), and  $I_g = 200$  pA (maximum across full operating voltage range).

The wrap-around gate design precludes the split CV measurement of transistors, due to the parasitic contribution from the large probe pads. Instead,  $C(V_g)$  at 1 MHz was measured on annular CV structures, fabricated adjacent to the 20- $\mu$ m gate length transistors. The channel carrier concentration  $n_s$  was obtained by integration over  $C(V_{gs})$ . The resulting mobility/carrier concentration plot (Fig. 5) can be split into two




Fig. 5. Mobility, with band diagrams in the inset, of a typical 20- $\mu\text{m}$  gate length GaAs MOSFET with an  $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$  channel.

regions – low and high carrier concentrations. The insets of Fig. 5 are the conduction band energy,  $E_c$ , and the electron distribution,  $n$ , diagrams that are indicative of the free carrier positions within the layer structure for each region. In the low-carrier-concentration region, the channel charge is well confined at the back of the  $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$  layer. In this situation, the electron mobility is dominated by remote Coulomb scattering from the underlying  $\delta$ -doping layer. The mobility in this region increases with charge density due to enhanced screening. At higher concentrations, the charge distribution moves from the rear of the channel toward the upper interface, with an increasing applied gate voltage (and, thus, carrier concentration). The mobility peaks ( $5230 \text{ cm}^2/\text{V} \cdot \text{s}$ ;  $n_s = 2.8 \times 10^{12} \text{ cm}^{-2}$ ) at approximately flatband (defined as zero field in the barrier layer), which corresponds to the charge centroid being located near the center of the channel and, hence, having the minimum contribution from interface roughness scattering from either the front or back interfaces. These data show good correlation to contactless Hall effect data on similar layer structures [3]. At a higher gate voltage, channel confinement is lost, and carriers spill into the low-mobility GaAs spacer and  $\text{Al}_{0.45}\text{Ga}_{0.55}\text{As}$  barrier layers above the channel. This mobility extraction method neglects interface traps, which will become populated

when upper confinement is lost. Hence, Hall bar measurements are required to determine the mobility/carrier concentration relationship at higher charge density.

#### IV. SUMMARY

Recent developments in improving contact resistance have enabled the demonstration of e-mode GaAs MOSFETs with an  $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$  channel and extrinsic transconductance of over  $475 \mu\text{S}/\mu\text{m}$ —the highest value reported to date. These 1- $\mu\text{m}$  gate length devices have excellent subthreshold performance (102 mV/dec), positive threshold voltage (0.26 V), and large  $I_{d,\text{sat}}$  ( $407 \mu\text{A}/\mu\text{m}$ ). A peak effective mobility of  $5230 \text{ cm}^2/\text{V} \cdot \text{s}$  ( $n_s = 2.8 \times 10^{12} \text{ cm}^{-2}$ ) was extracted from long-channel devices. This is the highest value reported for any MOSFET device and indicates the potential of this technology for future n-channel CMOS solutions.

#### REFERENCES

- [1] *International Technology Roadmap for Semiconductors*, 2006. [Online]. Available: <http://www.itrs.net/Links/2006Update/2006UpdateFinal.htm>
- [2] K. Kalna, J. A. Wilson, D. A. J. Moran, R. J. W. Hill, A. R. Long, R. Droopad, M. Passlack, I. G. Thayne, and A. Asenov, "Monte Carlo simulations of high-performance implant free  $\text{In}_{0.3}\text{Ga}_{0.7}\text{As}$  nano-MOSFETs for low-power CMOS applications," *IEEE Trans. Nanotechnol.*, vol. 6, no. 1, pp. 106–112, Jan. 2007.
- [3] M. Passlack, R. Droopad, K. Rajagopalan, J. Abrokwhah, R. Gregory, and D. Nguyen, "High mobility NMOSFET structure with high- $k$  dielectric," *IEEE Electron Device Lett.*, vol. 26, no. 10, pp. 713–715, Oct. 2005.
- [4] P. Zimmerman, "High performance Ge pMOS devices using a Si-compatible process flow," in *IEDM Tech. Dig.*, 2006, pp. 1–4.
- [5] M. Passlack, K. Rajagopalan, J. Abrokwhah, and R. Droopad, "Implant-free high-mobility flatband MOSFET: Principles of operation," *IEEE Trans. Electron Devices*, vol. 53, no. 10, pp. 2454–2459, Oct. 2006.
- [6] K. Rajagopalan, J. Abrokwhah, R. Droopad, and M. Passlack, "Enhancement-mode GaAs n-channel MOSFET," *IEEE Electron Device Lett.*, vol. 27, no. 12, pp. 959–962, Dec. 2006.
- [7] K. Rajagopalan, R. Droopad, J. Abrokwhah, P. Zurcher, P. Fejes, and M. Passlack, "1  $\mu\text{m}$  enhancement mode GaAs n-channel MOSFETs with transconductance exceeding 250 mS/mm," *IEEE Electron Device Lett.*, vol. 28, no. 2, pp. 100–102, Feb. 2007.
- [8] J. Koomen, "Investigation of the MOST channel conductance in weak inversion," *Solid State Electron.*, vol. 16, no. 7, pp. 801–810, Jul. 1973.