

## Erratum to: Design of new practical phase shaping circuit using optimal pole–zero interlacing algorithm for fractional order PID controller

Mohan V. Aware<sup>1</sup> · Anjali S. Junghare<sup>1</sup> · Swapnil W. Khubalkar<sup>1</sup> ·  
Ashwin Dhabale<sup>1</sup> · Shantanu Das<sup>2</sup> · Rutuja Dive<sup>1</sup>

Published online: 20 February 2017  
© Springer Science+Business Media New York 2017

**Erratum to: Analog Integr Circ Sig Process**  
**DOI 10.1007/s10470-016-0920-0**

Unfortunately, the Fig. 4a, b was incorrect in the original publication of the article. The correct version of Fig. 4a, b is given here.

The original article was corrected.

---

The online version of the original article can be found under  
doi:[10.1007/s10470-016-0920-0](https://doi.org/10.1007/s10470-016-0920-0).

---

✉ Swapnil W. Khubalkar  
swapnilkhubalkar@students.vnit.ac.in

<sup>1</sup> Visvesvaraya National Institute of Technology, Nagpur, MH, India

<sup>2</sup> Bhabha Atomic Research Center (BARC), Mumbai, MH, India

**Fig. 4** **a** Asymptotic phase plot with two pole-zero pairs for  $\alpha = -0.5$  ( $-45^\circ$ ). **b** Asymptotic phase plot with six pole-zero pair

