HOPKINS COMPUTER RESEARCH REPORTS REPORT 33 SEPTEMBER 1974

# EVALUATION OF JHU MICROMACHINE EMULATION OF THE PDP-11 

BY
STEPHEN BRADLEY, JR.
AND
CHARLES NEUHAUSER

# MASTER 

RESEARCH PROGRAM IN COMPUTER SYSTEMS ARCHITECTURE Computer Science Program<br>THE JOHNS HOPKINS UNIVERSITY<br>Baltimore, Maryland



## DISCLAIMER

This report was prepared as an account of work sponsored by an agency of the United States Government. Neither the United States Government nor any agency Thereof, nor any of their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any information, apparatus, product, or process disclosed, or represents that its use would not infringe privately owned rights. Reference herein to any specific commercial product, process, or service by trade name, trademark, manufacturer, or otherwise does not necessarily constitute or imply its endorsement, recommendation, or favoring by the United States Government or any agency thereof. The views and opinions of authors expressed herein do not necessarily state or reflect those of the United States Government or any agency thereof.

## DISCLAIMER

Portions of this document may be illegible in electronic image products. Images are produced from the best available original document.

ABSTRACT<br>A skeleton emulation of a DEC PDP-11 series machine on the JHU micromachine (see Report.\#28.1) is given and evaluated. The report contains the following sections:<br>1) Short description of the microassembly language<br>2) Skeleton emulation of the PDP-11<br>3) Description of emulator and techniques used<br>4) Timing estimate and evaluation of micromachine performance<br>inis emulation indicates that the instruction execution rate of the emulated machine is about one-nalf to one-third that of a PDP-11/20. Architectural improvements are recommended which will allow the emulated macnine to execute PDP-Il/20 code in approximately real time.

Stephen Bradley Jr.
Charles Neunauser
Electrical Engineering Department
The johns Hopkins unluersity
Baltimore, Maryland 21218

[^0]I. COMMENTS ON AND EUALUATION OF PDP-11 EMULATION

1. Introduction
2. Timing Estimate
3. Evaluation of Host Machine Performance
3.1 Timing
3.2 Coding
4. Conclusion
5. References
II DESCRIPTIUN OF EMULATOR
6. General
7. Differences Between Emulated" and Target" Machines
2.1 Interrupts
2.2 I/O Device and Special References
2.3 Condition Code Handling
2.4 Possible PDP $11 / 45$ Emulation
2.5 Comnmon Routines for Unimplemented instructions2.6 Stack Limit.Test
8. Detailed Structure of Emulator
3.1 PDP-11 Registers
3.2 IFETCH Section
3.3 Decode Section
3.4 Address Calculation
3.5 Individual instruction Implementation - Threaded code
3.5.1 Individual Routines
3.5.2 References to Non-Existent Labels
III INFORMAL DESCRIPTION OF THE MICROASSEMBLY LANGUAGE
9. Introduction
10. T-machine instruction Specification
2.1 Logical Opcodes
2.1 Arithmetic Opcodes
2.3 Shlft/Rotate Opcodes
2.4 Extended Arithmetic Opcodes
2.5 Insert/Extract Opcodes
11. A-machine instruction Specification
3.1 Direct Memory Access Opcodes 3.2 Indirect Memory Access Opcodes
3.3 Pointer Modification Opcodes 3.4 Stacking Operation Opcodes
12. I-machine instruction Specification
13. Miscellaneous

IV PDP-11 EMULATION CODE

1. Ineroduction

This study was undertaken to evaluate the effectiveness of the JHU micromachine $[1]$ as a host machine for the emulation of conventional machines. We chose the PDP-11 as a benchmark because this machine is powerful architecturaliy and has proven difficult to emulate on existing host machines. Only a skeleton emulation is given, but all memory accessing mode operations are fully coded.

The following assumptions concerning the nost machine wore used in the construction of the PDP-11 emulator:

1) When a microinstruction consists or both an A-and T-machine sub-instruction we assume that both the $A$ - and $T$-machines execute simultaneousiy, and that data modifications by one machine are not available to the other until the following cycle.
2) It follows from assumption l) above that the A-machine may not oranch conditionaliy upon r-machine results until the following instruction cycle.
3) Main memory operates as follows:
a) One cycle must intervene between request for main momory data and its usage.
b) Two cycies must intervene between subsequent accesses to main menory.
c) On main memory accosses registers containing address and date to be sent (on writes) are stored internally and may be changed in the following cyole.
4) Main memory accesses were assumed to be rull word, that is 32 bits in.widtn.

## 2. Timing Estimate

In order to estimate emulator timing the following PDP-II
instructions have been coded: $A D D$, INC, $A S R ; M U L, M O V$, and $B E Q$. Figure 1 shows the flow of control through the the major microcode routines used by the emulator. For each routine and sub-routine the number of memory references are indicated. The following notation is usedt

I - number of microtnstruction fetches from control memory,
D. - number of data fetches from control memory, and
$E$ - number of references to external memory.
In some cases a routine issues acall to one of three sub-routines (WADCON, WRITES, WRITEW) which handie the accessing of main memory.

Where these sub-routines are used by a main omulator routine the $I$, $D$, and $E$ counts are included in the $I$, $D$, and $E$ counts of the calling rout ine, and only the number of sub-routine calls is indicated.

In general the timing for a given ingtruction may be calculated by summing the contributions of the following microcoded routinesi.

1) IFETCH
2) DECODE (0 to 3 applications of TBLEn as reguired)
3) SMODE and subsequent execution of SMODn
4) DMODRD or DMODWT and subsequent execution of DMODNR or DMODNW
5) OP (emulation of instruction data transformation)

Timing in the actual PDP-1i consists of summing:

1) Base timing of the ingtruction (includes the instruction fetch)
2) Source mode fetch timing
3) Destination fetch timing (actually a read-modify-write cycle)

Below is a tabulation of the PDP-11/20 cycle.times and the corresponding number of host machine control store accesses (i and $D$. . Base timing estimates for the emulator inciude time for IFETCH, DECODE, mode selection, and data transformation.

## BASE TIMING

| Ins. | PDP | EMULATOR |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | usec | I | D |  |
| ADD | 2.3 | 35 | 12 |  |
| INC | 2.3 | 4.1 | 16 |  |
| ASR | 2.3 | 38 | 13 |  |
| MOU | 2.3 | 25 | 12 |  |
| BEQ | 2.6 | 31 | 12 |  |
| MUL | 8.9 | 57 | 15 | (PDP-11/45 timing estimate) |

## SOURCE MODE TIMING

| Mode | PDP | EMULATOR |  |
| :---: | :---: | :---: | :---: |
|  | usec | 1 | $D$ |
| 0 | 0.0 |  | 1 |
| 1 | 1.5 | 10 | 1 |
| 2 | 1.5 | 11 | 2 |
| 3 | 1.5 | 12 | 1 |
| 4 | 2.7 | 20 | 2 |
| 5 | 2.7 | 20 | 2 |
| 6 | 2.7 | 20 | 2 |
| 7 | 3.9 | 32 | 3 |


| Mode | PDP | EMULATOR |  |
| :---: | :---: | :---: | :---: |
|  | usec | I | D |
|  |  |  |  |
| 0 | 0.0 | 1 | 1 |
| 1 | 1.4 | 10 | 1 |
| 2 | 1.4 | 11 | 2 |
| 3 | 1.4 | 12 | 2 |
| 4 | 2.6 | 20 | 2 |
| 5 | 2.6 | 20 | 2 |
| 6 | 2.6 | 20 | 3 |
| 7 | 3.8 | 29 | 3 |

As an example, we use the above table to calculate the time of a common PDP-I instruction $A D D$ in which botn source and desifnation are mode 6 (Indexed).

PDP-11/20 time: $2.3+2.7+2.6=7.6$ usec
Emulator time: $\begin{aligned} & 35+20+20=75 \mathrm{I}-\mathrm{fetch} \text { cycles and } \\ & 12+2+3=17 \mathrm{D}-\mathrm{fetch} c y c l e s\end{aligned}$
3. Eualuation of Host Machine performance
3.1 T1ming

Major time expenditures. In emulator operation are as follows in decreasing order:

1) Resource matching,
2) Accesses to control store for data,
3) Decoding, and
4) Condition code setting.

Matching of emulator resources to target machine needs consumes the greatest portion of emulator time in the. PDP-li emuletor. This problem is particularly accute with respect to the acesising of main memory. Routines concerned with accessing main memory spend most of their time translating a PDP-1 address into the appropriate host machine address and extracting or inserting the 16 bit (or 8 bit) data word referenced by the emulator into the 32 bit nost machine word. Approximately two thirds of the emulator's cycle time is concerned with this sort of manipulation. A considerable savings in time could be realized by providing an address mapping unit to tranglate between target and emulator, resource. requirements. Such a unit could be located either on the host bus or within the main memory. to be most effective the main memory should also be operated in a read-modify-write cycle to eliminate memory transfers to the host machine when only a write is required.

Assuming that emulator time is directly related to control store accesses, we see that about $20 \%$ of emulator time is devoted to data
accesses to control store (as opposed to instruction fetches). A possible solution to this problem would involve banking: of control store to allow slmultaneous assess to control store for instruction and data fetches.

Depending on the target machine instruction being executed between 5\% and 20\% of emulator time is spent in the decoding process. However, it is not clear that architectural changes could significantly reduce this expenditure of time.

Evaluation and setting of condition codes consumes about $10 \%$ of emulator timing. The introduction of short bit setting and unseting instructions into the m -machine could save some time here. In general, however, it seems better to approach this problem by deferring the processing of target machine condition codes as long as possible. This is done by storing the host machine codes, data transformation results and possibly instruction type on each target machine cycle. when target machine code requires a decision based on condition codes the stored target machine state is transiated properly to direct the deciston.

### 3.2 Coding

Initial inspection of the host machine code leads to the following conclusions:

1) Long instructions (except insert and extract) are rarely used, and might be profitably eliminated.
2) Compare instructions are rarely used and might be eliminated, being replaced by a SUB-TEST sequence.
3) Host machine condition codes need to be set only on Alu type operations.
4) There is an arithmetic mismatch between the 32 bit arithmetic unit and the 16 bit operands of the PDP-1i. Addition of a sign-extend instruction to the instruction set would help reduce the space-time penalties imposed by thei situation. It might be argued that all operands could be kept permanently left justified, but the addresses in the PDP-11 general registers must be kept right justified for convenience in address arithmetic.
5) Manipulation of condition codes is difficult. An instruction in the T -machine to specifically load the condition codes would be useful.
6) Although it was found that one of the best ways to save cycles is to duplicate code, the entire emulator should easily fit into the auallable $4 K$ of micromemory.

Assuming a 200 nsec control memory access time for the host machine, the emulator describe nere exhibits an instruction execution rate of Detween one-half and one-third that of a PDP-1/1/20. Reorganizing main memory so that it may be matched efficiently to the target machine should improve emulator performance greatiy, and real time emulation of the PDP-11/20 should be possiblo.
5. References
[1] C. Neuhauser: "An Emulation Oriented, Dynamic Microprogrammable Processor (Version II)"; Hopkins Computer Research Report 28.1

notation:
I-MICROINSTRUCTION FETLH**
1.D.CONTROL STORE DATA FETCN*

E-ExTERNAL MEMORI FiETCNX

* sumimaries flor! Ip $D_{p}$ and E inccude
wc - call to madion
WS - CALL TO WRITES
WWi - CALLTO.WRITLW

g, E C COUNT' FOR. wic, ws, w

1. General

The general structure of the emulator consists of three parts:

1) The instruction fetch (IFETCH) section,
2) The instruction decode section, including decode tables, and
3) Individual instruction handing routines, including those routines common to a certain class or classes of PDP-11 instructions.

The flow of control is as follows:


It is emphasized that this emulation is not a complete PDP-Il emulation. In particular, only the following instructions, thougnt to be representative of varlous types, were microcoded in full:

Instruction. Classes
MOV $\quad$ Logical, Binary
ADD Arithmetic, Binary
INC Arithmetic, unary
ASR Shift, Unary
BEQ Branch
MuL Fixed Point Multiply, Register-Operand

Although a great number of specific instructions were not emulated, the structure of the emulator has been well defined, so that the addition of other PDP-ll instructions to the emulator is quite simple. Adding an instruction consists of invoking the routines available in the emulator for instruction decoding, operand address generation, operand storage of results, etc., and then microcoding the instruction dependent data transformation and the proper setting of the PDP-ll condition codes. Thus the amount of coding needed to add new instructions is in many cases quite small.

It should be noted that at the time of this writing the design of the micromachine and the microlanguage was still evolving, so the objective of this emulation was not so much to produce precise working code as to evaluate the performance and suitability of the micromacnine and its resources in emulating a minicomputer as architecturally powerful as the PDP-11. specifically, two changes or proposed changes to the micromachine have significant effects on the emulator:

1) Alteration of the main memory address structure from word addressable to byte or half word addressable.
2) Modification of the main micromachine cycle so that the A-half of the microinstruction is performed subsequent to the $T$-half, instead of in parallel with it.

The effect of 1 ) would be extremely beneficial, cutting the execution time of some PDP-11 instructions by at least 50\%. A significant improvement in emulator performance would be realized. Several subrout ines that handle main memory fetches and stores could be eliminated. This fact and 2.) above would necessitate some recoding.
2. Differences Between 'Emulated" and 'Target' Machines

How falthfully" does the emulation match the target machine? $A$ number of PDP-11 features were not included in this first attempt, the most important feature being a priority interrupt type of interaction with the devices on the micromachine's external bus. It is fairly clear, however, that there should be no great difficulty in adding the necessary features to the emulator without any gross alterations of its structure. We shall indicate some of these features.

### 2.1 Hardware Interrupts (From $1 / 0$ devices)

External device interrupt handling would be facilltated by the addition of an interrupt handing unit on the external bus. At each IFETCH, the micromachine would check to see if the handler indicated a device had interrupted, and would then read a register in the handler to identify which devices had Interrupted and their associated priorities were.

### 2.2 I/O Device and Special References

The topmost 4 K words of the address space spanned by 18 bit PDP-11 addresses are reserved for $1 / 0$ devices and special internal processor registers such as the Processor Status (PS) or Stack Limit (SL) registers. In the absence of special address traslation hardware, this 18 bit zddress is generated from a 16 bit address by setting bits 16 and 17 to a value resulting from the logical "and of oits 13,14 , and 15. To handle this in the emulator, all main memory access routines simoly check every address for this condition. should the condition be true, then the address must be compared against a list of addresses of internal registers. These registers, along with the general registers, are stored in micromemory. If there is no match, then the reference is to an external device, and a transfer would then be made to a routine that handles such communication.

### 2.3 Condition Code Handling

It $v a s$ found that the differences in the representation of condition codes in the PDP-li (i.e. $N, Z, V, C$ bits in the PS) Us. those of the micromachine required too many cycles of manipulation to resolve. Therefore, the micromachine codes are simply stored at a location in micromemory (CCODES) at the appropriate times and represent the PDP-11 codes. At present only the leftmost four bits of the micromachine codes are stored. It may be desirable to store them ell, since at present, conditions of overflow and zero result are not simultaneously detectable. The remainder of the processor status word is stored separately in micromemory (PS).

### 2.4 Possible PDP $11 / 45$ Emulation

Space $\quad$ as reserved in micromemory for the eignt additional general registers used by the $11 / 45$, but in general no attempt was made to provide for the more sophistlcated features of the machine such as the floating point unit, the memory management unit, or the multiproaramming mode control feature. The simplest implementation of an $11 / 45$ requires an interaction between almost every instruction and the processor status to determine which physical register set to use, which mode the machine $1 s$ operating ing etc. Multiprogramming protection features must also be accounted for, especially on interrupts. All of this obuiously adds overnead.

### 2.5 Common Routines for Unimplemented Instructions

As has been claimed above, the routines included in the emulator facilitate the addition of many of the PDP-li instructions. Only the instruction dependent data transformations and setting of the condition codes need be written. There are some exceptions nowever. A set of routine needs to be coded to handle destination operands for the instructions JMP and JSR. However, these routines would be nearly identical to the destination mode routines already coded (DMODRD). The differences are:

1) Mode 0 is illegal for these instructions, and
2) The final data fetch for the instruction is not done, but rather the address of the datum is used as the operand (it is loaded into the $P C$ ).

Also, a common routine for handilng interrupt initiated accesses to main memory should probably be coded. It would hande the loading of the new $P C$ and $P S$ from the interrupt vector and the stacking of the. old PC and PS. This could be used in conjunction with instructions such as BPT, iOT, TRAP, EMT (essentially software interrupts) as well as device interrupts and break conditions (e.g. stack errors). Finally, although full decoding was implemented for them, no pDP-li, byte instructions were emulated. All that is required in the present context; however, is the coding of main memory access routines to handle bytes as if bit words are now handiedg and the modification of code that implements the
auto-increment and auto-decrement addressing modes to add or subtract the correct amount for byte addressing.

### 2.6 Stack Limit Test

No stack limit testing is done in this emulation, nor is the system stack pointer (R6) checked to allow only word organization of the stack. This could be handled by the main memory access routines.
3. Detailed Structure of Emulator.

There are eight registers in the micromachine. Their uses are indicated below. Because the reglsters are a relatively scarce machine resource, it was necessary to use them for different purposes in different situations. Thus the uses given for registers $2-7$ belor are subject to.change throughout the emulator.

| Register | Symbolic Name | Usage |
| :---: | :---: | :---: |
| 0 | MAR | Micromachine memory address reaister |
| 1 | IR | PDP-11 instruction register - nolds PDP-11 instruction |
| 2 | $S R$ | PDP-11 source register - nolds source addresses and operands |
| 3 | DR | PDP-11 destination register - holds destination addresses and operands |
| 4 | R4 | General use - main memory addresses |
| 5 | R5 | Holds return address in subroutine calls |
| 6 | R6 | Micromemory stack pointer for threaded code |
| 7 | R7 | General use and main memory operands |

### 3.1 PDP-11 Registers

The PDP-11 general registers are kept in the lowest locations in micromemory, so that the register number is the micromemory address of the register. The 16 bit contents are right justified in micromemory.

### 3.2 IFETCH Section

The IFETCH portion of the emulator implements the fetching of the next PDP-ll instruction. The PC is read from micromemory and checked for legality (it mustn t be odd). The byte address is converted to a word address uia a right shift two places. The two rightmost bits of $t$ he byte address are saved in ICODE bits 22 and 23 of the MAR (see fig. 2). After the fetch of the instruction from main memory, a branch on the ICODE bit determines whether the low or nigh order 16 bits of the fetched word is the actual instruction. The PC is incremented by two.

The destination register field of the instruction is extracted for later use. Bits 12-15 of the IR are used as an offset into the first decode table, and an indirect jump through this table begins the decoding process.

### 3.3 Decone Section

The decoding of PDP-11 instructions is implemented by a group of eight decode tables in micromemory. Associated uith each table is a corresponding table entry routine which loads the address of the table base into a register and inserts an offset derived from a selected bit field in the $I R$ to form the address of the proper entry in the table. An indirect jump transfers control to the proper routine. Each entry in 311 of the decode tables is an address of elther a specific instruction handing routine or another table entry routine. Thus the decoding of an instruction consists of a series of indirect jumps through decode tables until the specific routine for that instruction is reached. Starting the tables on proper boundaries in memory saves a cycle in each of the table entry routines. This complicated decoding scheme is the result of the fact that decoding of PDP-lil instructions coes not involve only a fixed length opcode field; in some cases the entire 16 bits must be examined (see fig. 3). Decoding proceeds as follows:

| Instruction type | Example | Decode Table Sequence |
| :---: | :---: | :---: |
| Binary (Double Operand) | MOV | $1 \Rightarrow$ instruction |
| Binary Byte | MOVB | $1=$ instruction |
| Unary (single Operand) | INC | $1 \Rightarrow 2 \Rightarrow 4 \Rightarrow$ instruction |
| Unary Byte | INCB | $1 \Rightarrow 7 \Rightarrow 8 \Rightarrow$ Instruction |
| Register-Operand | MUL | $1 \Rightarrow 3 \Rightarrow$ instruction |
| Branch (a) | $B E Q$ | $1 \Rightarrow 2=$ instruction |
| JMP, RTS, SWAB, CCOP, SPL | JMP | $1 \Rightarrow 2 \Rightarrow 5 \Rightarrow$ instruction |
| JSP | JSR | $1 \Rightarrow 2 \Rightarrow$ instruction |
| BRANCH (b), EMT, TRAP | BPL | $1 \Rightarrow 7 \Rightarrow$ instruction |
| DPERATE | HALT | $1 \Rightarrow 2 \Rightarrow 5 \Rightarrow$ instruc |

The only decoding not completed by the tables is differentiation of RTS from SPL. The longest decode is required by the operate instructions. These are rather infrequentily used instructions, with the exception of RTI. Perfaps something special could be done to speed decoding for these.

It is useful at this point to enumerate several non-disjoint classes of PDP-11 instructions cbyte instructions are omitted for simplicity).

Class
Double Operand
Register-Operand
Operate
I-class
o-class
P-class

Members
MOV, CMP, BIT, BIC, ADD, SUB
MUL, DIV, ASH, ASHC, XOR
HALT, WAIT, RTI, BPT, IOT, RESET, RTI
CMP, TST, BIT, MUL, DIV, MFP, ASH, ASHC
MOV, CLR, MTP
COM, INC, DEC, NEG, ADC, SBC, ROR, ROL, ASR, ASL, SXT, SWAB, ADD, SUB, BIS, BIC, XOR, MOUB (MOde 0 )

The last three classes are important as to their implications on the structure of the emulator. For binary (double operand) instructions, $t$ he source operand is always fetched. For I-class instructions, the destination operand is read, but the result of the instruction is not a modification of the destination location. For o-class instructions the destination is never fetched but only written into. p-class instructions, the most common type, read the destination operand, perform some transformation on it, and then store the result back in this location. Note that, for p-class instructions, once the destination address has been computed in order to read the destination; it is unnecessary to perform the address calculations again to store the result; the address must simply be preserved while the transformation is accomplished.

The preceding analysis gives rise to a set of three different address computation routines:

Name Function
SMODE - computes address of and fetches source operand for binary instructions.

DMODRD - computes addres of and fetches destination operand for 1 and P-class instructions.

DMODVT - computes address of and stores destination operand for o-class instructions only.

Each of these routines is similar in structure; the main difference between them is the maln memory access subroutine which is called. Each routine uses the appropriate mode field from the li to index through a table of routines that handle each possible mode. The mode routine oerforms the appropriate main memory or micromemory references
in the correct sequence; some call one of the main memory access subroutines: Each mode routine also follows conventions as to operand plecement, so that the code that implements particular instructions has no dependence on the addressing mode(s).

There are also three main memory access routines:
Neme Function
WADCON - Given a byte address, this routine returns a 16 bit operand that corresponds to the given address (i.e. a general main memory fetch).

WRITES - GIven a byte address and a 16 bit operand, the routine writes the operand to the corresponding main memory address. This is used by the O-class instructions.

WRITEW - Given a byte address and a left justified 16 bit operand, the routine writes the operand to the corresponding main memory address. This routine is used by the p-class instructions and is called directly from the code that performs the instruction data transformation.

There is one additional routine used by p-class instructions in certain ceses:

MODO - Performs the same function as WRITEW, but handles only the case of destination mode 0 . The result is stored in one of the PDP-ll general registers in micromemory.
3.5 Individual Instruction Implementation - Threaded Code

Each instruction is implemented in a convenient, uniform way that allous for ease of coding and of following the flow of control through the emulator. A technique called threaded code. is used which eliminates a subroutine call type of implementation in favor of one in which each routine calls the next one in succession rather than returning to some main routine. By convention, the first microinstruction of each PDP-il instruction execution routine sets up a stack in micromemory which immediately follows the instruction. The stack consists of a list of addresses of routines to be sequentially invoked in the execution of the instruction. An indirect load of the MAR calls the first routine. It and each subsequent routine return to the sequince by doing a POP from R6 (the stack pointer) into the MAR. The last address on the list for each instruction is that of IFETCH, so that the emulator cycle is completed. The only difference in the stacks between instructions in the same class is in most cases simply the address of the routine that does the actual data manipulation and sets the condition codes (e.g. INCOP US. ASROP).

### 3.5.1 Individual Routines

The code for implementing the individual instruction routines is for the most part self-explanatory, but a few remarks are in order:

1) In many cases, to take advantage of the macromachine condition codes on logical and especially arithmeticoperations, the 16-bit operands are left justified first, and then operated on to give a result which is also left justified. This is.taken into account in the WRITEW routine.
2) In the multiply (MUL) instruction implementation, two 16 bit operands are multiplied to give a 32 bit result. The multiplier is left justified so that. after the proper number of multiply steps and shifts, the entire 32 bit result is contained in micromachine register 4.
3.5.3 References to Non-existent Labels

Dther than non-emulated instructions, the following labels are not coded: ODDPC, RBYTE, WBYTE, WBYTES, RESUD.



FIGURE 3
PDP-ll Instruction Code

1. Introduction

For the purposes of evaluating the micromachine we have specified a simple microassembly language. Since this language will not be used in the actual laboratory system we will only give an informal description nere.

Internally the micromachine consists of three submachines each recelving control information from the current microinstruction and 2cting independently except when data dependent conflicts occur. These mechines and their function are as follows:

1) T-machine - functional processing of register data with logical and arithmetic operations.
2) A-machine - handilng of communications between control store, the registers and external devices. The A-machine also performs elementary calculations oriented toward address formation.
3) I-machine - fetching of the mext microinstruction and conditional testing.

In terms of the hardware representation, microinstructins are 32 bits in length. For convenience we consider each microinstruction to be divided into a left half (l4 bits) and a right half (is bits). In general, the left half of the instruction specifies a $T$-machine operation and the right half specifies an A-machine operation. Occasionally, one or both halves may be used to specify an i-machine operation. In addition, there are cases when the entire instruction is used to specify only a $T$-machine operation, in which case, the right half of the instruction is interpreted as immediate data. Thus we have the following general forms of instruction format:

```
<label>: <T-machine spec> / <A-machine spec> ; <comment>
<label>: <I-machine spec> / <A-machine spec> ; <comment>
<label>: <T-machine spec> /. <I-machine spec> ; <comment>
<label>: <I-machine spec> / <I-machine spec> ; <comment>
<label>: <long T-machine spec> ; <comment>
```

Label and comment flelds are optional. If a spec field is blank then the assumption is that a NOP is specified.
2. T-machine Instruction Specification

T-machine operations perform the following functions:

1) Logical
2) Aritnmetic
3) Shift/Rotate
4) Extended Arithmetic
5) Insert/Extract

Insert/Extract operations are long format instructions, in addition the other instruction types may be either long format or short format depending upon whether immediate data is used or not. short format instructions may, in some cases, specify immediate data. The particular format used is identified by the symbol following the the T-machine opcode:

1) $\delta$ - short format instruction, no immediate data
2) $S$ - short format instruction, lmmediate data included
3) L - long format instruction, immediate data from right half

Thus, except for INSERT/EXTRACT instructions; the t-machine specifications may be as follows:

```
<opcode> <regA>,<regB>
<opcode>S <regA>,<immediate data>
<opcode>L <regA>,<1mmediate data>
```

2.1 Logical Opcodes

Logical instructions may use either one or two register specifications as required. The opcodes are as follows:

| CLR | clear register |
| :--- | :--- |
| NOP | no operation |
| OR | logical or |
| XOR | logical exclusive or |
| XNOR | logical exclusive nor |
| NOR | logical nor |
| AND | logical and |
| NAND | logical nand |
| COM | logical not |
| XFR | register transfer |
| CXFR | complemented register transfer |
| TEST | register unchanged but condition codes set |
| ONE | set register to ones |

### 2.2 Arithmetic Opcodes

Arithmetic operations consist of additon and subtraction. In addition, and arithmetic operation may be used for comparison purposes by following the opcode specification withe ${ }^{\circ} C$ in which case the micromachine performs the indicated arithmetic operation but does not store the result in the destination register. Usually two registers are specified ( 2 destination, <regA>, and a source, <regB>) in operations involving small immediate data values one register may be replaced by an immediate data specification in the range -8 to decimal. The arithmetic opcodes are:

ADD two s complement addition

### 2.3 Shift/Rotate Opcodes

In a Shift/Rotate instruction the sregA> specification identifies the register to be modified. The regB specification may either specifiy the immediate shift amount (-8 to or identify a register holding the shift amount. On long formatinstructions the right half immediate data field provides the shift amount. Shift/Rotate opcodes are as follows:

| LSS | left shift single (logical) |
| :--- | :--- |
| LRS | left rotate single |
| RSS | right shift single (loqical) |
| RAS | right shift arithmetic single |
| LSD | left shift double (logical) |
| LRD | leftrotate double |
| RSD | right shift double (logical) |
| RAD | right shift arithmetic double |

### 2.4 Extended Arithmet1c Opcodes

Extended arithmetic operations use either the short format with two register specifications or the long format with immediate data from the right half. The extended arithmetic opcodes are:

| MULT | multiply step |
| :--- | :--- |
| DIVD | divide step |
| XSS | formexcess sixes |
| DEL | delay cycle |
| BTD | binary to decimal conversion step |
| DTB | decimal to binary cnversion step |
| DAD | decimal addition |
| DSU | decimal subtraction |

### 2.5 Insert/Extract Opcodes

Insert/Extract instructions have a separate format:
<opcode> <regA>,<regB>,<rotate amount>,<mask data>
The rotate amounte is specifled in decimal (0 to 32) and the mask data is immediate data from the right half field of the microinstruction. Register specification <regA> denotes the destination and <regB> indicates the source.

The two opcodes are:
INS insert
EXT extract
3. A-machine instruction Specification

A-machine instructions are used by the microprogrammer to access control store and external memory, perform simple address calculations and provide short loops in the microprogram. Specifically the operation codes may be divided into the following classes:

1) Direct memory access,
2) Indirect memory access,
3) Pointer modification, and
4) Stacking operations.
3.1 Direct Memory Access Opcodes

The format for direct memory access operations 15 as follows:
<opcode> <regC>, <address>

The specification, <regC>, represents the source or destination register for the operation and <address> represents a 12 bit address in control store. The three opcodes are:

LR load register from control store
SR. store register. In control store
RI. load register with address immediate

### 3.2 Indirect Memory Access Opcodes

Indirect memory access operations are used to move date between the redisters, control memory and the external memory system. These operations have the following format:

```
<opcode> <regC>,<regD>,<subopcode>,<immediate deta>
```

By convention, the <regC> specificetion will identify the destination for the memory move operation and <regD> will identify the source. Depending upon the opcode the register contents may be used directly or as a pointer to control or external memory. After each operation the contents of either, neither or both registers is incremented by the amount specified in the <immediate data> field as specified by the <subopcode> specification. Immediate data may be in the range from -8 to decimal. Opcodes are:

| RR | register to register |
| :--- | :--- |
| RM | register to control memory |
| $R E$ | register to external memory |
| $M R$ | control memory to register |
| $M M$ | control memory to control memory |
| $M E$ | control memory to external memory |
| $E R$ | external memory to register |
| $E M$ | external memory to control memory |


| MN | modify neitner pointer register |
| :--- | :--- |
| MS | modify source pointer register |
| MD | modify destination pointer register |
| $M B$ | modify both pointer registers |

### 3.3 Pointer Modification Opcodes

The pointer modification instructions allow the microprogrammer to perform simple address calculations and to control the fetching of the next microinstruction based on the outcome of the operation. The two Dossible formats of these instructions are:
<opcodel> <regC>, <regD>, <subopcode>, <address modifier>
<upcoded> <regCt>,<immediate data>,<subopcode>, <address modifier>
Instructions with the <opcodel> specification use the two registers specified in the address calculation, while the instructions with <opcode? specifications use a single register and immediate data in the range of -8 to decimal. The <subopcodes specification defines a test on the result of the address calculation. When the test is "true" the zddress modifier (-8 to is added to the address of the following microinstruction to provide the address where the next microinstruction is to be fetched from.

The specifications for <opcodel> are:
ADD $\quad t w 0^{\circ}$ s complement addition of registers
SUB two s complement subtraction of registers
The specifications for <opcode2> are:
INC two's complement increment of a reoister
DEC two's complement decrement of a register
The specifications for the ssubopcodes test are:
NL no looping
LLT loop if less than zero
lLE loop if less than or equal to zero
LZ loop if zero
Livz loop if not zero
LGE loopif greater then or equal to zero
LeT loopif greater than zero
AL alvays loop
3.4 Stacking Operation Opcodes

Stacking operations are used by the programmer to manipulate stacks in control memory. The format is:
<opcode> <regC>, <regD>,<subopcode>, <1mmediate data>
On stacking operations the <regc> specification identifies a register winch is the source or destination of the stack data. The <regD> specification identifies a register containing control information. The <subopcode> specification is used to indicate whether or not data transfer takes place and whether or not the stack pointer is to be tested against. The opcodes are:

POP control memory to register
PuSH register to control memory
The sub opcodes are:

| NLNT | no 1 imit test, no transfer |
| :--- | :--- |
| NLT | no 11 mit test; transfer |
| LNT | limit test, no transfer |
| LT | $11 m i t$ test, transfer |

4. I-machine Instruction Specifications

Asside from the pointer modification instruction described above $t h e r e$ are two i-machine instructions. One, the conditional instruction, is used in the left half specification to conditionally control the execution of the right half instruction. The other, the branch instruction, is used in the right half specification to cause conditional branching by short relative amounts.

The formats for these instructions are as follows:
COND <test spec>
COND <mask>, <test code>
BRN <test spec>,<address modifler>
BRN <mask>,<test code>, <address modifler>
In specifying the test the microprogrammer may either give an eleven bit quantity which contains both the mask and the test code, or specify the mask and use one of the test codes listed below.

| CAT | test condition codes for all, execute if true |
| :--- | :--- | :--- |
| CAF | test condition codes for all, execute if false |
| COT | test condition codes for any, execute if true |
| COF | test condition codes for any, execute if false |
| IAT | test indicator codes for all, execute if true |
| IAF | test indicator codes for all, execute if false |
| IAT | test indicator codes for any, execute if true |
| IOT | test indicator codes for any, execute if false |

5. Miscellaneous

In specifying microinstructions an empty left or right half specification is used to indicate a NOP" instruction to the t-and

Constants are either decimal or octal as specified in the formats above. . Decimal constants are uritten directly, while octal quantities are preceeded by a zero (e.g. 077 is the octal representation of 63 decimal).

```
Some of the assembler directives used are
```

```
- YORD reserve a word and initialize to constant
.Blkvi reserve a block of words
.= set location counter
END end of program
% register definition
= direct assignment
```

In addition labels are used in branch instructions, in direct memory access and in point modification instructions, with the resulting <address> or <address modifier> field calculated by the assembler.


|  | . $=010$ | 00 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| IFETCH: | CLR | DR | /LR | R7, PDPPC |
|  | TEST | R7 | /RR | R4, R7, MD, +2 |
|  | COND | LOWON | /RI | MAR, ODDPC |
|  | I ins | MAR, R7, 22, BABITS |  |  |
|  | RSSS | R7,2 | /SR | R4, PDPPC |
|  | ADDS | $\mathrm{DR},+7$ | /ER | IR,R7,MN |
|  | XFR | SR, DR | /BRN | WADD, IAT, 1\$ |
|  | EXT | IR, IR, 0 , LOW 16 |  |  |
|  | AND | DR, IR | /RI | R5,TBL1 |
|  | LSS S | $\mathrm{SR},+6$ | /MR | DR, DR, MN |
|  | INS | $R 5, I R, 20, B I T 03$ |  |  |
|  | AND | SR, IR | /MR | MAR,R5, MN |
| 15: | EXT | IR,IR, 16,LOW 16 |  |  |
|  | AND | DR, IR | /RI | R5,TBL1 |
|  | LSSS | SR, + 6 | /MR | DR, DR, MN |
|  | INS | R5, IR, $20, \mathrm{BIT} 03$ |  |  |
|  | AND | SR,IR | /MR | MAR,R5,MN |

;START AT LOCATION 01000 ; GET PC
; R4 < = PC+2
; IS PC ODD?
;SET LOWER 2 BITS OF BYTE ;ADDRESS INTO MAR<23:22> ;CONUERT TO WORD ADDRESS ; $\mathrm{PC}<=\mathrm{PC}+2$
;FETCH THE WORD
;HIGH OR LOW 16 BITS ;LOW 16 BITS
;SELECT DEST•FIELD ; LOAD DECODE TABLE BASE ;READ OUT DEST • REGISTER ;GET BITS 12-15 OF IR ; UUMP VIA DECODE TABLES ;HIGH 16 BITS ;SELECT DEST. FIELD ;LOAD DECODE TABLE BASE ;READ OUT DEST: REGISTER ;GET BITS 12-15 OF IR ; JUMP VIA DECODE TABLES


| TBL4: | - WORD | ROR | is | ; FOURTH DECOdE TABLE |
| :---: | :---: | :---: | :---: | :---: |
|  | - WORD | ROL |  | ;STARTS ON 16 WORD BOUNDARY |
|  | - WORD | ASR |  | ;OFFSET IS BITS 6-9 OF IR |
|  | - WORD | ASL |  |  |
|  | -WORD | MARK |  | - . . |
|  | -WORD | MFPI |  |  |
|  | - WORD | MTPI |  |  |
|  | - WORD | SXT |  |  |
|  | - WORD | CLR |  |  |
|  | -WORD | COM |  |  |
|  | - WORD | INC |  |  |
|  | - WORD | DEC |  |  |
|  | - YORD | NEG |  |  |
|  | - WORD | ADC |  | - |
|  | -WORD | SBC |  |  |
|  | - WORD | TST |  |  |
| TBL5: | - YORD | TBL6E |  | ; Fifth decode table |
|  | - WORD | RESVD |  | ; STARTS ON 16 WORD BOUNDARY |
|  | - WORD | RESUD |  | ;OFFSET IS BITS 4-7 OF IR |
|  | -WORD | RESUD |  |  |
|  | -WORD | JMP |  |  |
|  | - WORD | JMP |  |  |
|  | - WORD | JMP |  |  |
|  | - WORD | JMP |  |  |
|  | - WORD | RTS |  | ; RESERVED IF BIT $3=1$ |
|  | - WORD | SPL |  | ; RESERVED IF BIT $3=0$ |
|  | - VORD | CCOP |  |  |
|  | - WORD | CCOP |  |  |
|  | - WORD | SWAB |  |  |
|  | - WORD | SWAB |  | - . |
|  | -WORD | SWAB |  |  |
|  | - vord | SWAB |  | . |
| TBL6: | - YORD | HALT |  | ; S IXTH DECODE TABLE |
|  | - WORD | WAIT |  | ;STARTS ON 16 WORD BOUNDARY |
|  | - WORD | RTI |  | ;OFFSET IS BITS 0-3 OF IR |
|  | - VORD | BPT |  |  |
|  | -WORD | IOT |  |  |
|  | - VORD | RESET |  |  |
|  | -WORD | RTT |  |  |
|  | - WORD | RESUD |  |  |
|  | -WORD | RESUD |  |  |
|  | -WORD | RESVD |  |  |
|  | - WORD | RESUD |  |  |
|  | - WORD | RESVD |  |  |
|  | - WORD: | RESVD |  |  |
|  | -WORD | RESVD |  |  |
|  | -WORD | RESUD |  |  |
|  | -WORD | RESUD |  |  |


| TBL7: | -WORD <br> - WORD <br> - WORD <br> -WORD <br> - WORD <br> - WORD <br> -WORD <br> - WORD <br> - WORD <br> - WORD <br> - WORD <br> - WORD <br> - WORD <br> - WORD <br> - WORD <br> - WORD | BPL <br> BMI <br> BHI <br> BLOS <br> BVC <br> BUS <br> BHIS <br> BLO <br> EMT <br> TRAP <br> TBL8E <br> TBL8E <br> TBL8E <br> TBL8E <br> RESUD <br> RESVD | ;SEVENTH DECODE TABLE <br> ;STARTS ON 16 WORD EOUNDARY <br> ;OFFSET IS BITS 8-11 OF IR <br> ;SINGLE OPERAND (BYTE) |
| :---: | :---: | :---: | :---: |
| Tシレ8: | - WORD | RORB | ; EIGHTH DECODE TABLE |
|  | -WORD | ROLB | ; STARTS ON 16 WORD BOUNDARY |
|  | -WORD | ASRB | ;OFFSET IS BITS 6-9 OF IR |
|  | -WORD | ASLB |  |
|  | - WORD | RESVD |  |
|  | - WORD | MFPD |  |
|  | - WORD | MTPD |  |
|  | -WORD | RESUD | $\cdots$ |
|  | - WORD | CLRB |  |
|  | - WORD | COMB |  |
|  | -WORD | INCB |  |
|  | - WORD | DECB |  |
|  | - VORD | NEGB |  |
|  | - WORD | ADCB |  |
|  | - WORD | SBCB | $\cdots$ |
|  | -WORD | TSTB |  |


| TBL2E: | INS |  | /RI | R5, TBL2 |
| :---: | :---: | :---: | :---: | :---: |
|  |  | .R5,IR,24, BIT03 |  |  |
|  |  |  | /MR | MAR,R5, MN |
| TBL3E: |  |  | /RI | R5, TBL3 |
|  | INS | R5,IR,23,BIT02 |  |  |
|  |  |  | /MR | MAR, R5, MN |
| TBL4E: |  |  | /MR | R5, TBL4 |
|  | INS | R5, IR, 26, 3 IT03 |  |  |
|  |  |  | /MR | MAR,R5, MN |
| T 3 L 5 E : |  |  | /RI | R5, TBL5 |
|  | INS | R5, IR,28, BIT03 |  |  |
|  |  |  | /MR. | MAR, R5, MN |
| TSLGE: |  |  | /RI | R5, TBL6 |
|  | INS | R5, IR, 0, BIT03 |  |  |
|  |  |  | /MR | MAR,R5, MN |
| TBL7E: |  |  | /RI | R5, TBL7 |
|  | INS | R5, IR, 24, BIT03 |  |  |
|  |  |  | /MR | MAR,R5, MN |
| T3L8E: |  |  | /RI | R5, TBL 8 |
|  | INS | R5,IR,26, BIT03 |  |  |
|  |  |  | /MR | MAR, R $5, \mathrm{MN}$ |

SMODE: EXT R7,IR,23,BIT02
RSSS SR, +6.
ADD R5,R7
ADDS R6,+1

| SMDBAS $:$ | - WORD | SMODO |
| ---: | ---: | ---: |
| - WORD | SMODI |  |
| - WORD | SMOD2 |  |
| - WORD | SMOD3 |  |
|  | - WORD | SMOD4 |
|  | - WORD | SMODS |
|  | -WORD | SMOD6 |
| -WORD | SMOD7 |  |

/RI
/MR /MR MAR,R5,MN
;GET SOURCE MODE
; LOAD TABLE BASE
;ADD OFFSET, FETCH REG[SR] ; JUMP THRU TABLE


| DMODRD: | EXT | R7, IR, 29, BI |
| :---: | :---: | :---: |
|  | ADD | R5, R7 |
|  | ADDS | R6, +1 |
| DMRBAS: | - WORD | DMODOR |
|  | - WORD | DMODIR |
|  | -WORD | DMOD2R |
|  | - Vord | DMOD3R |
|  | - WORD | DMOD4R |
|  | -WORD | DMOD5R |
|  | - WORD | DMOD6R |
|  | - TORD | DMOD7R |


| DMODOR: | XFR | DR, R4 |
| ---: | :--- | :--- |
|  |  |  |
| DMODIR: | XFR | $R 5, M A R$ |
|  | XFR | DR, R7 |
| DMOD2R: |  |  |
|  | XFR | R5, MAR |
| XFR | DR,R7 |  |


| DMOD3R: | XFR | $R 5, M A R$ |
| ---: | :--- | :--- |
| $X F R$ | $R 4, R 7$ |  |
|  | $X F R$ | $R 5, M A R$ |
|  | $X F R$ | $D R, R 7$ |


| DMODAR: | SUBS | $R 4,2$ |
| ---: | :--- | :--- |
|  | $X F R$ | $R 5, M A R$ |
|  | $X F R$ | DR, R7 |

DMOD5R: SUBS R4,2
XFR R5, MAR
XFR R4,R7
XFR R5, MAR
XFR DR;R7

| DMOD6R: | XFR | DR,R4 |
| :---: | :---: | :---: |
|  | XFR | R5, MAR |
|  | $A D D$ | DR, R7 |
|  | $X F R$ | R4, DR |
|  | $X \mathrm{FR}$ | R5, MAR |
|  | $X F R$ | DR,R7 |
| DMOD7R: | XFR | DR, R 4 |
|  | $X F R$ | R5, MAR |
|  | ADD | DR,R7 |
|  | XFR | R. $4, \mathrm{DR}$ |
|  | XFR | R5, MAR |
|  | XFR | R4, R7 |
|  | $X \mathrm{FR}$ | R5, MAR |
|  | $X F R$ | DR,R7 |


| /POP | MAR, R6, NLT |
| :---: | :---: |
| /RI | MAR, WADCON |
| /POP | MAR,R6,NLT |
| /RI | MAR, WADCON |
| /RM | DR,R4,MN |
| /POP | MAR,R6, NLT |
| /RI | MAR, WADCON |
| /RM | DR, R4, MN |
| /RI | MAR, WADCON |
| /POP | MAR, R6, NLT |
| 1 |  |
| /RM | DR,R4, MN |
| /RI | MAR, WADCON |
| /POP | MAR, R6, NLT |
| 1 |  |
| /RM | DR, R4, MN |
| /RI | MAR, WADCON |
| 1 |  |
| /RI | MAR, WADCON |
| /POP | MAR,R6, NLT |
| /LR | R4, PDPPC |
| /RI | MAR,WADCON |
| /SR | PDPPC, R4 |
| 1 |  |
| /RI | MAR, WADCON |
| /POP | MAR, RG, NLT |
| /LR | R4, PDPPC |
| /RI | MAR, WADCON |
| /SR | PDPPC,R4 |
| , |  |
| /RI | MAR, WADCON |
| 1 |  |
| /RI | MAR, WADCON |
| /POP | MAR, R6, NLT |

```
;GET DEST . MODE
;LOAD TABLE BASE
;ADD OFFOSET; FETCH REG[DR]
;NUMP THRU TABLE
```

```
;DR <= OPERAND; RETURN
;FETCH OPERAND
;DR <= OPERAND; RETURN
;FETCH OPERANDD
;STORE BACK INCREMENTED VALUE
;DR <= OPERAND
;RETURN
;FETCH OPERAND ADDRESS
;STORE INCREMENTED VALUE
;FETCH OPERAND
;DR <= OPERAND; RETURN
;AUTO-DECREMENT
;STORE DECREMENTED VALUE
;FETCH OPERAND
;DR <= OPERAND; RETURN
```

;STORE DECREMENTED VALUE
;FETCH OPERAND ADDRESS
;FETCH OPERAND
;DR < OPERAND; RETURN
;GET PC
;GET INDEX WORD
; $P C<=P C+2$
;FORM OPERAND ADDRESS
;FETCH OPERAND
; DR < = OPERAND; RETURN
; GET PC
;GET INDEX WORD
; $\mathrm{PC}<=\mathrm{PC}+2$
;FORM ADDRESS
; FETCH OPERAND ADDRESS
;FETCH OPERAND
;DR $<=$ OPERAND; RETURN

DMODWT:
EXT R7,IR,29,BIT02

ADD R5,R7
ADDS R6,+1

| DMi BAS : | -WORD | DMODOW |
| :--- | :--- | :--- |
|  | -WORD | WRITES |
|  | -WORD | DMOD2W |
|  | -WORD | DMOD3W |
|  | - WORD | DMOD4W |
|  | -WORD | DMOD5W |
|  | -WORD | DMOD6W |
|  | -WORD | DMOD7W |



```
;WORD ADDRESS CONVERSION ROUTINE
;READ WORD FROM MAIN MEMORY
```

;SET LOWER TWO BITS OF BYTE
;ADDRESS IN MAR<23:2'2>
;ODD (BYTE) ADDRESS?
;MAKE INTO A WORD ADDRESS
;FETCH WORD (32 BITS)
;LOW OR HIGH 16 BITS
; INCREMENT ORIGINAL ADDRESS
;LOW 16 BITS
;RETURN
;HIGH 16 BITS
;RETURN

INS MAR, R4, 22, BABITS
COND BADD,IAT /RI MAR,RBYTE
EXT R4,R4,30,ADDMSK
LRSS R4, +2 /ER.R7,R4,MN
ADDS R4,+2
EXT R7,R7,0,LOW16
XFR MAR,R5
3\$: EXT R7,R7,16,LOW16
XFR MAR,R5

URITES:
;WRITE WORD TO MAIN MEMORY (SPECIAL)
INS MAR,R4,22,BABITS

COND BADD,IAT /RI MAR,WBYTES
EXT R4,R4,30,ADDMSK
/ER R7,R4,MN
/BRN WADD,IAT,4\$
INS R7,SR,0,LOW16

45: INS R7,SR,16,HIGH16
/RE R4,R7,MN
/POP MAR,R6,NLT
/RE R4,R7,MN
/POP MAR,R6,NLT
; SET LOWER TWO BITS OF BYTE ;ADDRESS INTO MAR<23:22>
;ODD (BYTE) ADDRESS?
;MAKE VORD ADDRESS
;FETCH WORD (32 BITS)
;LOW OR HIGH 16 BITS TO
;BE WRITTEN
;LOW 16 BITS
;WRITE BACK WORD ; RETURN
;HIGH 16 BITS
;WRITE BACK WORD ;RETURN
;WRITE WORD ( 16 BITS) TO MAIN MEMORY
INS MAR,R4,22,BABITS
COND BADD,IAT /RI MAR,WBYTE
EXT R4,R4,30,ADDMSK
/ER R7,R4,MN
/BRN WADD, IAT,5\$
INS R7,DR,16,LOWI6
XFR MAR,R5
5\$: INS R7,DR,0,HIGHI6
XFR MAR,R5
/RE R4,R7,MN
/RE R4,R7,MN
;SET LOWER TWO BITS OF BYTE ;ADDRESS INTO MAR<23:22>
;ODD (BYTE) ADDRESS?
;GET WORD ADDRESS
;FETCH WORD (32 BITS)
;LOW OR HIGH 16 BITS TO
;BE WRITTEN
;LOW 16 BITS
;WRITE BACK WORD; RETURN
;HIGH 16 BITS
;WRITE BACK WORD; RETURN

MODOC: EXT R5,R7,4,BIT03
MODO:
EXT RA, IR,0,BIT02
RSSL DR,16
ADDS R6,+1
/SR R5,CCODES
/RM R4,DR,MN
/POP MAR,RG,NLT
;EXTRACT CCODES FROM SAVED MAR * ;STORE PDP-11 CCODES ;EXTRACT DR FIELD FROM IR ;RIGHT SHIFT RESULT BY 16 ;STORE RESULT IN REG[DR] ;RETURN

| MOV: |  |  |
| :---: | :---: | :---: |
| MDUS T: | - WORD | SMODE |
|  | - WORD | MOVOP |
|  | - WORD | DMODWT |
| , | - WORD | IFETCH |

MOVOP: EXT R7,SR,16,HIGH16 XFR R7,MAR

INS R5,R7,4,015 ADDS R6,+1

ADD:

ADDST: •WORD SMODE
-WORD DMODRD
-WORD ADDOP
-WORD IFETCH
ADDOP: LSSL SR,16
LSSL DR,16
ADD DR,SR
AND.R5,IR
SUBS R4, +2
XFR R5, MAR
EXT R5,R7,4, BITO3
ADDS R6, +1
DMDMSK: .WORD 070
/LR MAR,MOVST
/LR R 5, CCODES
/SR RS, CCODES
/POP MAR,RG,NLT

## /LR MAR, ADDST

/LR R5,DMDMSK
/RR R $7, M A R, M N$
/BRN ZERO,MODOC
/RI MAR,WRITEW
/SR R5,CCODES /POP: MAR,R6, NLT

## ;MOV INSTRUCTION

;SET UP TOP OF STACK
;GET SOURCE
; SET CONDITION CODES
;STORE RESULT IN DESTINATION
;FETCH NEXT INSTRUCTION
;SET HOST MACHINE CCODES
; SAVE HOST MACHINE CCODES ;FETCH PDP-11 CCODES ;DON ${ }^{\circ} T$ CHANGE PDP- $111^{\circ} C^{\circ}$ BIT ;STORE PDP-1! CCODES ; RETURN
;ADD INSTRUCTIUṄ
;SET TOP OF STACK
; GET SOURCE
;GET DESTINATION
;ADD, STORE RESULT IN DEST. ;FETCH NEXT INSTRUCTION
;LEFT JUSTIFY SOURCE OPERAND
;LEFT JUSTIFY DEST. OPERAND ;DO THE ADD; LOAD MASK ;FOR DESTINAT ION MODE ;SAVE HOST MACHINE CCODES ;DEST. MODE=0?
;NO, CALL SUBROUTINE TO WRITE
;RESULT TO MAIN MEMORY.
;EXTRACT CCODES FROM. SAVED MAR ;STORE PDP-11 CCODES ;RETURN

INC:
XFR R6,MAR
INCST:

| - WORD | DMODRD |
| :--- | :--- |
| - WORD | INCOP |
| - WORD | IFETCH |

INCOP: LSSL DR, 16
ADDL DR, + 0200000
XFP PT,MAR
INS R5,R7,4,015
EXT R7,IR,29,BIT02
COND ZERO
SUBS R4, +2
XFR R5, MAR
/LR MAR,INCST
/LR R5,CCODES
/RI MAR,MODO
/SR R5,CCODES
/RI MAR,WRITEW
/POP MAR,R6,NLT

ASR:

| ASRST: | - WORD | DMODRD |
| :--- | :--- | :--- |
|  | - WORD | ASROP |
|  | - WORD | IFETCH |

ASPOP: LSSL DR, 16
RASS DR, +1
EXT R5,MAR,4,015
INS RS,DR,18,02
EXT R7,IR,29, BIT02
COND ZERO
SUBS R4,+2
$X F R \quad R 5, M A R$
/LR MAR,ASRST

RI
/S
/RI MAR,WRITEW /POP MAR,R6,NLT
; INC INSTRUCTION
;SET TOP OF STACK
;GET OPERAND
; INC \& STORE RESULT; SET COI
;FETCH NEXT INSTRUCTION
;LEFT JUSTIFY OPERAND
;DO THE INCREMENT
; SAVE HOST MACHINE CCODES ;FETCH PDP-11 CCODES ; DON'T CHANGE PDP-11 ${ }^{\circ} \mathrm{C}$ ' BIT ; EXTRACT DEST. MODE FROM IR ; DESTINAT ION MIODE=0? ;STORE PDP-1 1 CCODES ;NO, CALL ROUTINE TO WRITE ;RESULT TO MAIN MEMORY ;RETURN
;ASR INSTRUCTIUN
; SET TOP OF STACK
; GET OPERAND
;SHIFT, STORE RESULT, CODE SET
;FETCH NEXT INSTPUCTION
;LEFT JUSTIFY OPERAND
; DO SHIFT
;EXTRACT CCODES
; INSERT THE SHIFTED OUT BIT
; INTO "C" OF PDP-11 CCODES
; EXTRACT DEST. MODE FROM IR
;DESTINATION MODE=0?
;STORE PDP-11 CCODES
;WRITE BACK RESULT
; RETURN

BEQ:

| INS | MAR,R5,16,0360 | $\begin{aligned} & \text { /LR } \\ & 100 \end{aligned}$ | RS, CCODES |
| :---: | :---: | :---: | :---: |
| COND | NZERO | /RI | MAR, IFETCH |
| EXT | R4, IR, 0,0377 |  |  |
| LSSS | R4, +1 | /LR | R7, PDPPC |
| ADD | R7;R4 | /LR | R4, IFETCH |
| EXT | R7,R7, 0, LOW16 |  |  |
| XFR ${ }^{\text {, }}$ | MAR, R4 | /SR | R7, PDPPC. |

;BEQ INSTRUCTION
;GET PDP-11 CCODES
; INSERT INTO ICODES BITS ;16-19 OF MAR
; BRANCH CONDITION FAILS
; EXTRACT OFFSET FROM IR
;CONVERT OFFSET TO BYTES
; GET PC
;ADD OFFSET TO PC
; 16 BITS ONLY
;STORE NEW PC; RET. TO IFETCH

| MUL: | XFR | R6, MAR | $/ L R$ | MAR, MULST | ;MUL INSTRUCTION <br> ;SET TOP OF STACK |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| MULST : | - WORD | DMODRD |  |  | ; GET DEST. OPERAND |
|  | - WORD | - MULOP |  |  | ; MULT IPLY |
|  | - WORD | IFETCH |  |  | ;FETCH NEXT INSTRUCTION |
| MULOP: | RSSS | SR,+6 | /RR | R $5, \mathrm{DR}, \mathrm{MN}$ | ; FINISH EXTRACTING SP. FIELD ;R5 < = MULTIPLICAND |
|  | CLR | R4 | /MR | $R 7, S R, M N$ | ;SET UP R4 FOR MULTIPLY <br> ;FETCH REG[SR] (MULTIPLIER) |
|  | LSSL | R7,16 |  |  | ;LEFT JUSTIFY MULTIPLIER. |
|  | ADDS | R6, +1 | /LR | DR,FIFTEEN | ;SET MULTIPLY STEP COUNT |
| MULSTP: | MULT | R4,R7 | /DEC | DR, 1,LGT, MULSTP |  |
|  |  |  |  |  | ;EXECUTE FIFTEEN STEPS |
|  | TES T |  | 1 |  | ;MULTIPLICAND POS OR NEG |
|  | PASS | $\mathrm{R} 4,+1$ | /BRN | LOWON, NEG | ;SINGLE RICHT ARITHMFTIC ;SHIFT IN ANY CASE |
| POS: | RASS | $R .4,+1$ | $/ \mathrm{RI}$ | MAR,CCSET | ;MULTIPLICAND POSITIVE: NO ; CORRECTION REQUIRED |
| NEG: | SUB | R4, R7 | 1 | - | ;MULTIPLICAND NEGATIVE: ;MAKE CURRECTION |
|  | RASS | $R 4,+1$ | /BRN | NOOUF, CCSET | ;OVERFLOW ON SUBTEACTION? |
|  | COM | R7 |  |  | ; THERE WAS OVERFLOW: <br> ;FLIP SIGN OF MULTIPLIER |
|  | INS | R4, R7, 0,02000000000 |  |  | ;AND MAKE IT THE SIGN ;OF THE RESULT |
| CCSET: | EXT | DR, MAR, 4, BIT 03 |  |  | ; SAVE CONDITION CODES SET <br> ;BY 32 BIT RESULT NOW IN RA |
|  | EXT | R5, R4, 0, LOW 16 |  |  | ;EXTRACT LOW ORDER 16 BITS ;OF•PRODUCT AND PLACE IN RS |
|  | EXT | R7,R4,17,0377777 |  |  | ;SAVE MOST SIGNIFICANT 17 ;BITS OF PRODUCT |
|  | $\begin{aligned} & \text { EXT } \\ & \text { INS } \end{aligned}$ | R4, R4, 16, LOW 16 |  |  | ;EXTRACT HIGH ORDER 16 BITS |
|  |  | $\mathrm{R7}, \mathrm{R7}, 15,037777400000$ |  |  | ;REPLICATE BITS FOR ;SIGNIFICANCE CHECK |
|  | CLR | R7 | /BRN | DON, STORCC | $\begin{aligned} & \text {;ALL } 0^{\circ} S \text { OR I'S } \Rightarrow \text { DON'T } \\ & \text {;SET } C^{\circ} \text { BIT IN CCODES } \end{aligned}$ |
|  | ANDL | DR, +2 |  |  | ;TWO 16 BIT WORDS REQUIRED ;FOR PRODUCT SO SET "C" |
| S TORC C : | ADDS | R7, +1 | /SR | DR, CCODES | ;STORE CONDITION CODES |
|  | OR | R7, SR | /RM | SR,R4, MN | ;STORE HIGH ORDER RESULT <br> ;IN REG[SR] |
|  |  |  | /RM | R.7,R5, MN | ;STORE LOW ORDER RESULT |
|  |  |  |  |  | ; IN REG[SR OR 1] |
|  |  |  | /POP | MAR,R6, NLT | ;RETURN |
| FIFTEN: | -WORD | 017 |  |  |  |


[^0]:    FThis work was supported by the U.S. Atomic Energy Commission under Contract AT (11-1 3288).

