# Experimental Implementation of Cascaded H-Bridge Multilevel Inverter with an Improved Reliability for Solar PV Applications 

C. Dhanamjayulu (D) and T. Girijaprasanna (ㅁ)<br>School of Electrical Engineering, Vellore Institute of Technology, Vellore, India<br>Correspondence should be addressed to C. Dhanamjayulu; dhanamjayulu.c@vit.ac.in

Received 18 August 2022; Revised 4 January 2023; Accepted 13 April 2023; Published 28 April 2023
Academic Editor: Murthy Cherukuri
Copyright © 2023 C. Dhanamjayulu and T. Girijaprasanna. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.


#### Abstract

This study presents the boost converter-based cascaded H -bridge ( CHB ) multilevel inverter with improved reliability for solar PV (photovoltaic) applications. The solar PV is associated with the boost converter to enhance DC link voltage by using the maximum power point tracking-perturb and observe (MPPT-P \& O) technique. The proposed configuration is aimed toward the performance analysis of the boost converter-based CHB MLI by reducing the number of components, low total harmonic distortion (THD), reduced power, less cost function, low total standing voltage (TSV), improved reliability, and switching losses for solar PV application. In this study, a CHB multilevel inverter is used to obtain stepped pure sinusoidal AC from the solar PV array. The proposed boost converter extracts maximum power and enhances higher DC link voltage which provides high efficiency. The boost converter is integrated with a 27 -level CHB multilevel inverter to generate near-sinusoidal output voltage with lower THD. The inverter is tested with linear and nonlinear loads for robustness, and during dynamic loads, inverter is stable and well suited to grid-connected applications. A detailed comparison is presented on the component count and reliability aspects with existing MLIs and 27-level MLIs. The simulation outcomes of the implemented arrangement are presented with the help of MATLAB/ Simulink, an experimental prototype is developed using a dSPACE RTI1104 controller and also tested in the research laboratory for checking the possibility of the implemented arrangement.


## 1. Introduction

There must be situated worldwide creativities in favor of the elevation of independent renewable energy schemes. This creativity has run for the growth of renewable powerproducing systems that remain accomplished in giving self-sufficient power production with the help of additional standalone renewable energy sources (RES) [1, 2]. The further most usually used hybrid RES is the wind in addition to solar power $[3,4]$. These two RES remain irregular; consequently, the utilization of ESS (energy storage system) is typical within stand-governing submissions [5, 6]. The hybrid renewable energy schemes are having some controlling methods which offer a resourceful transfer of power. An approach to the energy translation arrangement as well as converters has various demerits at several stages in the system; this is to be implemented with a lot of technical
concentration and investigation in this part [7-9]. Henceforth, there is rapid growth in the study of different RES such as solar, tidal, and wind to extract power. Amongst PV, the energy extracted plays an energetic role, and it is direct current (DC) in nature. After getting DC from panels, it is important to convert as AC to meetup with locals as well as industrial power requirements. For this, the inverters play a very important role $[1,9]$. The 2 -level MLI are operated underneath, a higher switching frequency, resulting in higher dv/dt of voltage production, higher EMI (electromagnetic interferences) [10, 11] as well as increased heat issues in the switches. The MLI can overawe disadvantages related to the 2-level MLI from multiple points of view. With a created number of MLI levels, an almost unadulterated sinusoidal wave structure is accomplished. As the number of MLI levels rises, the THD in the air conditioner yield is diminished. It can minimize the harmonic contents along
with maximizing the power in the AC voltage output side $[12,13]$. The tweak game plan serves the purpose of properly turning ON and OFF the force switches. Diode clamped, flying capacitor, and CHB (cascaded H-bridge) MLI are 3 regular MLI topologies [14, 15]. MLIs are usually used in various variable speed drives and renewable energy applications as well as static reactive power compensators [16, 17]. Diode clamped alongside flying capacitor MLI experience issues at higher yield levels such as voltage offsetting alongside unique voltage sharing. Consequently, among the traditional MLI CHB arranging is broadly perceived because of their secluded structure as small as shortcoming openminded capacity [18-41]. The exchanging heartbeats can be created by utilizing various regulation procedures for MLIs. The boost converter is the standout reasonable converter as it can build the dc voltage as needed, and it is associated with a dc-dc converter among load and sun-based boards to fulfill the necessities [39]. The voltage output from the solar PV feed to the boost converter boosts the output and the output can be changed by changing the parameter of the boost converter.

In this investigation work, a configuration of boost converter-based 27-level cascaded MLI has been presented as an analysis in detail. A brief description of the boost converter is explained in Section 2. Implemented 27-level cascaded MLI is discussed along with simulation results in Section 3. The proposed system losses, efficiency, TSV, cost function, and reliability are presented in Section 4. The comparison of the proposed system with existing topologies is presented in Section 5. The experimental results are described in Section 6. Finally, the conclusion is discussed in Section 7.

## 2. Proposed Configuration

Figure 1 shows the projected arrangement, and it involves a solar photovoltaic- (PV)-based boost converter with integrated CHB MLI. The maximum possible voltage at the boost converter to survive high variable input currents from radiation through the photovoltaic array is to be maintained. According to the input voltage variations, the boost converter consisting of switches must be given the gate pulses. For constant voltage, the boost control is provided by the MPPT algorithm.
2.1. Modeling of a Boost Converter. The boost converter circuit contains capacitor ( $C$ ), inductor ( $L$ ), diode ( $D$ ), and a load resistor $\left(R_{L}\right)$ alongside the control switch (S). These components are related to the voltage input source ( $V_{\text {in }}$ ) to support the voltage. By the obligation cycle control switch, the output voltage of the lift converter is controlled. The output voltage can be differed by shifting the ON season of the switch, and for the obligation cycle ( $D$ ), the normal yield voltage can be determined by utilizing the following beneath equation:

$$
\begin{equation*}
\frac{V_{0}}{V_{\mathrm{in}}}=\frac{1}{(1-D)} \tag{1}
\end{equation*}
$$

where $V_{\mathrm{o}}=$ output voltage and $V_{\mathrm{in}}=$ input voltage of the converter, respectively, and $D=$ duty cycle.
2.2. Choice of Inductor. The boost converter inductor value is calculated by using following equation:

$$
\begin{equation*}
L=\frac{V_{\mathrm{in}}}{F_{s} * \Delta I_{L}}, \tag{2}
\end{equation*}
$$

where $F_{s}$ is the switching frequency $(10 \mathrm{kHz})$ and $\Delta I_{L}$ is the current ripple.

CRF (Current ripple factor) is defined as the ratio between input current ripple and output current. For a respectable estimate of an inductor, the CRF value should be assured within $30 \%$. The inductor current rating is always higher than that of the output maximum current $\left(\Delta I_{L} / I_{0}\right)=0.3$.
2.3. Choice of Capacitor. The value of the capacitor can be obtained from

$$
\begin{equation*}
C=\frac{I_{\mathrm{out}}}{\left(F_{s} * \Delta V_{0}\right) D} \tag{3}
\end{equation*}
$$

where $\Delta V_{0}=$ voltage output ripple which is typically measured as $5 \%$ of voltage output which produces $\Delta V_{0} / V_{0}=5 \%$.

The boost converter modeling can be calculated by using the above equations and the obtained values are presented in Table 1.
2.4. Solar Photovoltaic Powered Boost Converter. The current and voltage received from the solar photovoltaic array depend on temperature, the number of series-connected strings, and the number of parallel-connected string sand irradiance. So, it is essential to select the type of solar panel intelligently. Here, 1STH-215-P panel, 1Soltech with 2 parallel strings along with 2 series-connected modules per string is designated. The specifications of the selected solar panel are given for 1 series-connected module 1 and parallel string at $25^{\circ} \mathrm{C}$ temperature and irradiance of $1000 \mathrm{~W} / \mathrm{m}^{2}$ and are described in Table 2. Figure 2 represents the control and operation of a 3-level boost converter 19, which contains two dc-link capacitors $C_{1}$ and $C_{2}$, boost inductor $L$, and $S_{1}$ and $S_{2}$ switches, and Table 1 specifications of the boost converter are tabulated. The 3 -level boost converter has 4 modes of operation depending on the switching states. Mode $2 \& 3$ occurs when either $S_{1}$ or $S_{2}$ is turned ON. Mode $1 \& 4$ occurs when $S_{1}$ and $S_{2}$ are turned OFF or ON, respectively. It is seen that dependent on the estimation of obligation proportion $D$ there are 2 working areas. The converter permits working in Modes 2, 3, and 4 for the obligation cycle ( $0<D<0.85$ ), whereas the converter permits working in Modes 1,2 , and 3 for $(0.85>D<1)$. The connection between the complete dcinterface voltage and $P V$ input source voltage is given by the following expression:

$$
\begin{equation*}
V_{d c}=\frac{V_{P V}}{(1-D)} \tag{4}
\end{equation*}
$$



Figure 1: The proposed arrangement.

Table 1: Specifications of a boost converter.

| Parameters | Value |
| :--- | :---: |
| Inductance $L$ | 15.38 mH |
| Input DC voltage | $\sim 60 \mathrm{~V}$ |
| Capacitance $C_{1} \& C_{2}$ | $282 \mu \mathrm{~F}$ |
| Duty cycle | 0.85 |
| Resistance $\left(R_{2}\right)$ | 10 Ohms |

2.5. MPPT Method. In favor of tracing the maximum power point, it is required to use an algorithm in the $P$ vs. $V$ graph of the solar photovoltaic module. So, many methods are available to track the maximum power point such as incremental conductance, perturbing, and observing the fractional open-circuit voltage, and genetic algorithm. The MPPT algorithm implemented is represented in Figure 3, and the solar PV panel specifications are mentioned in Table 2.

In this paper, perturb and observe algorithm has been used. By varying the perturbation value, the maximum power point willpower speed can be controlled. Figure 3 shows the P\&O algorithm flowchart. The algorithm for perturb and observe technique is as follows:
(a) From the solar PV module, read the voltage $V_{p v}$ and current $I_{p v}$ values.
(b) From the measured $I_{p v}$ and $V_{p v}$, the Power $P_{p v}$ is calculated.
(c) At $M^{\text {th }}$ instant, the value of power and voltage is saved.
(d) Repeat step next values at $(M+1)^{\text {th }}$ instant are measured.
(e) From $M^{\text {th }}$ instant, voltage and power at $(M+1)^{\text {th }}$ instant are detracted with the values.
(f) It is inferred that in the correct hand side bend in the force voltage bend of the sun-based PV module where the incline of intensity voltage is negative ( $\mathrm{d} P /$ $\mathrm{d} V<0$ ), and the voltage is practically consistent whereas in the left-hand side, the slant is positive ( $\mathrm{d} P / \mathrm{d} V>0$ ). In this way, the lower obligation cycle is the correct side of the bend and the higher obligation cycle is the left side bend.

Table 2: Specifications of 215 W PV module.

| Parameters | Value |
| :--- | :---: |
| Maximum power | 213.15 W |
| Short circuit current $\left(I_{\mathrm{sc}}\right)$ | 7.84 A |
| Open-circuit voltage $\left(V_{\mathrm{oc}}\right)$ | 36.3 V |
| Current at maximum power point $\left(I_{\mathrm{mpp}}\right)$ | 7.35 A |
| The voltage at maximum power point $\left(V_{\mathrm{mpp}}\right)$ | 29 V |
| Diode ideality factor | 0.98117 |
| Diode saturation current $\left(I_{\mathrm{o}}\right)$ | $2.9259 * 10^{-10} \mathrm{~A}$ |



Figure 2: Solar powered 3-level boost converter.
(g) Contingent upon the sign of dV , for example, ( $V$ $(M+1)-V(M))$ and $\mathrm{d} P$, for example, $(P(M+1)-P$ $(M)$ ) regardless of whether to build the obligation cycle or to decrease the obligation cycle chooses after deduction of the calculation. Figure 3 shows the flowchart of perturb and observe algorithm. 1Soltech 1STH-215-P solar PV panel generates 60 V dc voltage with 5 A current, and by using a 3-level DCDC boost converter, it will boost up the voltage 60 to 403 V dc with 4 A , and the simulation and experimental outcomes are shown in Figures 4 and 5, respectively. The simulation results of PV variation for several irradiances are presented in Figure 6, whereas the experimental results of PV irradiance are presented in Figure 7.
The efficiency of the converter during the irradiation condition is calculated as follows.

Equation (5) represents the output power relation of the PV system during irradiation conditions.


Figure 3: Flowchart of $\mathrm{P} \& \mathrm{O}$ (perturb and observe) algorithm.


Figure 4: Proposed system simulation waveforms.


Figure 5: Proposed system experimental waveforms.


FIGURE 6: Simulation results of PV irradiance variation. (a) $490 \mathrm{~W} / \mathrm{m}^{2}$. (b) $660 \mathrm{~W} / \mathrm{m}^{2}$. (c) $1000 \mathrm{~W} / \mathrm{m}^{2}$.

$$
\begin{equation*}
P_{A C}=I_{r r} A_{m} \eta_{m} \eta_{i} p_{\text {loss }} \tag{5}
\end{equation*}
$$

where $I_{r r}$ is the irradiance of the PV module $\left(K_{w h} / m^{2}\right), A_{m}$ is the module $\left(\mathrm{m}^{2}\right), \quad \eta_{m}$ is the module efficiency $=\left(\right.$ Output of module $\left./ 1000 * A_{m}\right) * 100, \eta_{i}$ is the efficiency of the inverter $=\left(P_{\text {out }} / P_{\text {out }}+P_{\text {loss }}\right)$, and $P_{\text {loss }}$ is the converter loss $=P_{c}+P_{\mathrm{s}}$.

Hence, during the irradiation of $1000 \mathrm{~W} / \mathrm{m}^{2}$ to $700 \mathrm{~W} /$ $\mathrm{m}^{2}$, the efficiency is calculated from (5) and found to be 95.68\%.

## 3. Implementation of CBH 27-Level MLI

The inverter is integrated with a boost converter with solar $P V$ and electric vehicle applications to produce a pure sinusoidal waveform. The boost converter-based cascaded

MLI is shown in Figure 8. The presentation of the cascaded MLI is discussed. The single-phase single bridge inverters are associated in a cascaded fashion giving cascaded MLI. In this analysis situs usually from various DC voltage buses, the desired voltage is appreciated. Considering the DC sources, the fell MLIs are considered into 2 kinds, deviated and symmetric inverters. In a symmetric sort, the voltage of the DC joins is held at a similar level.

The inconvenience of symmetric geography is that the expansion in voltage yield levels builds the number of switches. To overcome the above drawback, the DC buses supplied with unequal voltages are named asymmetric topology. The implemented 27 -level MLI uses the asymmetric topology as presented in Figure 8. It contains 3 modules with 3 DC buses and each cell contains 4 switches. It is a mix of 3 single-stage H -connect inverters associated with the fell


Figure 7: Experimental results of PV irradiance variation. (a) $490 \mathrm{~W} / \mathrm{m}^{2}$. (b) $660 \mathrm{~W} / \mathrm{m}^{2}$. (c) $1000 \mathrm{~W} / \mathrm{m}^{2}$.


Figure 8: Cascaded H-bridge of 27-level MLI.
mode. The exchange plan for each single inverter cell is comparable to $S_{1}=\overline{S_{3}}$ and $S_{2}=\overline{S_{4}}$ from short-circuiting to avoid the circuit.

The power switches are MOSFETs or IGBTs as shown in Figure 8. The dc voltage is in the proportion of $1: 3: 9$. A higher no of levels brings about expanded execution with more modest sounds. The benefits of fell staggered inverters are less number of DC sources, exchanging misfortunes, yield exchanging frequencies, decrease in cost, consonant levels, and expanded yield productivity. These wellsprings of DC are connected to a solitary stage $H$ connect inverter, which creates the 3-levels of yield voltages such as follows $+V_{\mathrm{dc}}, 0$, and $-V_{\mathrm{dc}}$. The exchanging misfortunes in the framework depend on exchanging recurrence, which thusly is lesser due to the diminished voltage. This examination merges a mix of a few changes to propel the presentation of the inverter. In this technique, the various DC joins are associated with an association of $1 \mathrm{~V}, 3 \mathrm{~V}, 9 \mathrm{~V} \ldots 3 S-1 \mathrm{~V}$. A yield equivalent to $3 S$ voltage levels are created by the inverter. A 27 -level MLI is to create 27 distinctive voltage levels in the yield. The 27 levels in the yield waveform are $\pm 13, \pm 12, \pm 11, \pm 10, \pm 9, \pm 8, \pm 7, \pm 6, \pm 5$, $\pm 4, \pm 3, \pm 2, \pm 1$, and 0 . By using the above equations, the implemented inverter number of switches and number of levels as well as peak PV output voltage can be attained.
3.1. Modes of Operation of 27-Level Cascaded H-Bridge MLI. For $+1 \mathrm{~V}_{\mathrm{dc}}$, the PV output voltage level is +31 v which is generated by turning on switches $S_{1}, S_{2}, S_{6}, S_{8}, S_{10}$, and $\mathrm{S}_{12}$ and that can be obtained at the load terminals as shown in Figure 9(a). For $+2 \mathrm{~V}_{\mathrm{dc}}$, the PV output voltage level is +62 V which is generated by turning on switches $S_{3}, S_{4}, S_{5}, S_{6}, S_{10}$, and $S_{12}$ and that can be obtained at the load terminals as shown in Figure 9(b). For $+3 \mathrm{~V}_{\mathrm{d}}$, the PV output voltage level is +93 V which is generated by turning on switches $S_{2}, S_{4}, S_{5}$, $S_{6}, S_{10}$, and $S_{12}$, and that can be obtained at the load terminals as shown in Figure 9(c). For $-1 \mathrm{~V}_{\mathrm{dc}}$, the PV output voltage level is -31 V which is generated by turning on switches $S_{3}, S_{4}, S_{6}, S_{8}, S_{10}$, and $S_{12}$ and that can be obtained at the load terminals as shown in Figure 9(d). For $-2 \mathrm{~V}_{\mathrm{dc}}$, the output voltage level is -62 V which is generated by turning on switches $S_{1}, S_{2}, S_{7}, S_{8}, S_{10}$, and $S_{12}$ and that can be obtained at the load terminals as shown in Figure 9(e). For $-3 \mathrm{~V}_{\mathrm{d} \text { c }}$, the output voltage level is -93 V generated with turning on switches $S_{2}, S_{4}, S_{7}, S_{8}, S_{10}$, and $S_{12}$ and that can be obtained at the load terminals as shown in Figure 9(f). Likewise, the remaining levels are followed by using switching (Table 3).
3.2. The Circuit Parameters are Determined for the Proposed $27-L e v e l ~ T o p o l o g y$. The cascaded $27-l e v e l ~ i n v e r t e r ~ p a r a m e-~$ ters such as the number of power switches, sources, voltage levels, and voltage can be estimated as follows.

The number of switches is required as follows:

$$
\begin{equation*}
N \text { swicthes }=2^{m}+4, \tag{6}
\end{equation*}
$$

where $m=$ number of basic unit by considering here $m$ value is 3 , then

$$
\begin{align*}
\text { swicthes } & =2^{3}+4  \tag{7}\\
& =12 .
\end{align*}
$$

The number of sources is required as follows:

$$
\begin{equation*}
N \text { sources }=m \tag{8}
\end{equation*}
$$

By considering the $m$ value is 3 , then $N$ sources $=3$ The number of levels is obtained as follows:

$$
\begin{equation*}
N \text { levels }=3^{m} \tag{9}
\end{equation*}
$$

By considering the $m$ value is 1 , then $N$ levels $=3^{3}=27$
The output voltage of the 27 -level is determined as follows:

$$
\begin{equation*}
V 0=\left[2^{m}+5\right] * V \mathrm{dc} \tag{10}
\end{equation*}
$$

By considering the $m$ value is 3 and $V_{\mathrm{dc}}$ value is 31 , then $V 0=\left[2^{3}+5\right] * 31=403 \mathrm{~V}$.

The input supplies specified to the circuit are $V_{\mathrm{dc}}=403 \mathrm{~V}$ to accomplish the decided pinnacle voltage of 403 V with the loads ( $R=100 \Omega \& 98 \mathrm{mH}$ ). The simulation output waveform of the cascaded H -bridge of 27 -level MLI is shown in Figure 10. The switching table is shown in Table 3 for the conduction state of switches in 27-level MLI. By using the staircase modulation method, the implemented MLI, gate pulses are created for switches. It is calculated from MATLAB at 10 kHz of switching frequency. The transporter signal is related to a reference sign of 50 Hz . Figure 11 shows the yield voltage just as the current for 27-levels MLI. For the arrangement association, the voltage proportion is $1: 3: 9$. The information that supplies the predefined voltages to the circuit is $V_{\mathrm{dc}}=31 \mathrm{~V}, V_{1 \mathrm{dc}}=93 \mathrm{~V}$, and $V_{3 \mathrm{dc}}=279 \mathrm{~V}$ to accomplish the decided pinnacle voltage of 403 V with the ( $R=100 \Omega \& 98 \mathrm{mH}$ ) loads. The yield voltage of recreation yields current alongside THD as introduced in Figures 11 and 12.

## 4. Calculation of Reliability, TSV, Cost Function, Losses, and Efficiency

4.1. Losses and Efficiency. The misfortunes can be estimated by two methods; two significant misfortunes related to switches are exchanging misfortunes and misfortunes of conductions. The conductivity let-down of IGBTs can be overcome [20, 21].

$$
\begin{equation*}
Q_{\mathrm{Cl}, \mathrm{IGBT}(t)}=\left[V_{\mathrm{IGBT}}+R_{\mathrm{IGBT}} i^{\beta}\right] i(t), \tag{11}
\end{equation*}
$$

where $V_{\mathrm{IGBT}}$ is the drop in forwarding voltage of the IGBT, and the drop in forwarding voltage of the diodes is $V_{\mathrm{d}} \cdot R_{\mathrm{IGBT}}$ is the equivalent resistance of the IGBTs, and the equivalent resistance of the diodes is $R_{\mathrm{d}}$, and $\beta$ is a constant with IGBT specification favors. The normal estimation of the MLIs conductive force misfortune ( $Q_{\mathrm{cl}}$ ) can be given as follows [20,21] as $N_{\mathrm{d}}$ diodes and $N_{\text {IGBT }}$ transistors are present in the current path at a time $t[20,21]$.

$$
\begin{equation*}
Q_{\mathrm{Cl}}=\frac{1}{2 \pi} \int_{0}^{2 \pi}\left[N_{\mathrm{IGBT}}(t) Q_{\mathrm{cl}, \mathrm{IGBT}}(t) \mathrm{d} t\right] \tag{12}
\end{equation*}
$$



Figure 9: (a-f). Modes of operation of cascaded H-bridge of 27-level MLI.

Table 3: Switching states (ON) of 27-level MLI.

| Modes | ON states of switches |
| :--- | :---: |
| 0 | $S_{1}, S_{3}, S_{5}, S_{7}, S_{9}, S_{11}$ |
| 1 | $S_{1}, S_{2}, S_{5}, S_{7}, S_{9}, S_{11}$ |
| 2 | $S_{3}, S_{4}, S_{5}, S_{6}, S_{9}, S_{11}$ |
| 3 | $S_{1}, S_{3}, S_{5}, S_{6}, S_{9}, S_{11}$ |
| 4 | $S_{1}, S_{2}, S_{5}, S_{6}, S_{9}, S_{11}$ |
| 5 | $S_{3}, S_{4}, S_{7}, S_{8}, S_{9}, S_{10}$ |
| 6 | $S_{1}, S_{3}, S_{7}, S_{8}, S_{9}, S_{10}$ |
| 7 | $S_{1}, S_{2}, S_{7}, S_{8}, S_{9}, S_{10}$ |
| 8 | $S_{3}, S_{4}, S_{5}, S_{7}, S_{9}, S_{10}$ |
| 9 | $S_{1}, S_{3}, S_{5}, S_{7}, S_{9}, S_{10}$ |
| 10 | $S_{1}, S_{2}, S_{5}, S_{7}, S_{9}, S_{10}$ |
| 11 | $S_{3}, S_{4}, S_{5}, S_{6}, S_{9}, S_{10}$ |
| 12 | $S_{1}, S_{3}, S_{5}, S_{6}, S_{9}, S_{10}$ |
| 13 | $S_{1}, S_{2}, S_{5}, S_{6}, S_{9}, S_{10}$ |
| -1 | $S_{3}, S_{4}, S_{5}, S_{7}, S_{9}, S_{11}$ |
| -2 | $S_{1}, S_{2}, S_{7}, S_{8}, S_{9}, S_{11}$ |
| -3 | $S_{1}, S_{3}, S_{7}, S_{8}, S_{9}, S_{11}$ |
| -4 | $S_{3}, S_{4}, S_{7}, S_{8}, S_{9}, S_{11}$ |
| -5 | $S_{1}, S_{2}, S_{5}, S_{6}, S_{11}, S_{12}$ |
| -6 | $S_{1}, S_{3}, S_{5}, S_{6}, S_{11}, S_{12}$ |
| -7 | $S_{3}, S_{4}, S_{5}, S_{6}, S_{11}, S_{12}$ |
| -8 | $S_{1}, S_{2}, S_{5}, S_{7}, S_{11}, S_{12}$ |
| -9 | $S_{1}, S_{3}, S_{5}, S_{7}, S_{11}, S_{12}$ |
| -10 | $S_{3}, S_{4}, S_{5}, S_{7}, S_{11}, S_{12}$ |
| -11 | $S_{1}, S_{2}, S_{7}, S_{8}, S_{11}, S_{12}$ |
| -12 | $S_{1}, S_{3}, S_{7}, S_{8}, S_{11}, S_{12}$ |
| -13 | $S_{3}, S_{4}, S_{7}, S_{8}, S_{11}, S_{12}$ |

Because of the energy the exchanging misfortunes can be assessed used during turn-off and turn-on cycles in the switches, it is esteemed dependent on straight contrasts of the exchanging voltage and current [20, 21]. The energy value could be as follows:

$$
\begin{align*}
\mathrm{Em}_{\mathrm{on}, l} & =\int_{o}^{t_{\mathrm{on}}} v(t) i(t)  \tag{13}\\
& =\frac{1}{6} V_{\text {switch }, l^{\prime}} t_{\mathrm{on}}, \\
\mathrm{Em}_{\text {off }, l} & =\int_{o}^{t_{\mathrm{off}}} v(t) i(t)  \tag{14}\\
& =\frac{1}{6} V_{\text {switch }, l^{\prime}} I^{\prime} t_{\mathrm{off}},
\end{align*}
$$

where $E m_{\text {off }}$ and $E m_{\text {on }}$ are the turn-on and turn-off misfortunes with $l$. The misfortunes from exchanging are comparable to the amount of the misfortunes from turn-off and turn-on energy, esteemed as follows:

$$
\begin{equation*}
Q_{\mathrm{sl}}=f \sum_{\mathrm{l}=1}^{M_{\text {swich }}}\left[\sum_{s=1}^{M_{\text {on,l }}} \mathrm{Em}_{\text {on }, \mathrm{ls}}+\sum_{s=1}^{M_{\text {offl, }}} \mathrm{Em}_{\text {off,ls }}\right] . \tag{15}
\end{equation*}
$$

The total loss of power was valued as follows:

$$
\begin{equation*}
P_{\text {Totallosses }}=\mathrm{Q}_{\mathrm{cl}}+\mathrm{Q}_{\mathrm{sl}} \tag{16}
\end{equation*}
$$

The inverter efficiency $(\eta)$ is given as follows:

$$
\begin{align*}
\eta \% & =\frac{P_{\text {out }}}{P_{\text {in }}}  \tag{17}\\
& =\frac{P_{\text {out }}}{P_{\text {out }}+P_{\text {losses }}}
\end{align*}
$$

where $P_{\text {in }}$ and $P_{\text {out }}$ correspond to the input and output power.

The power output can be assessed in the following way:

$$
\begin{equation*}
P_{\mathrm{out}}=V_{\mathrm{rms}} * I_{\mathrm{rms}} . \tag{18}
\end{equation*}
$$

The experimental power output of 718.7 W for twenty-seven-level inverters is obtained using (14) ( $V_{\mathrm{rms}}=282.84 \mathrm{~V}$ and $I_{\mathrm{rms}}=2.828 \mathrm{~A}$ ). The parameter values for calculation are collected from the IGBT CM7FDU datasheet. From the performance characteristics plot the $R_{\mathrm{IGBT}}$ is 0.4 and $V_{\text {switch }}$ value ( 0.6 V ) is taken, 200 ns turn-off delay, 100 ns turn-off, 250 ns turn-off, and 12 switches turn-off as 300 ns . The proposed inverter design will cover 53 steps in one complete cycle [20,21]. The losses from the conduction are calculated using equation (9).
$Q_{\mathrm{cl}}=58.75 \mathrm{~W}$ and $\mathrm{Em}_{\text {off }}$ and $\mathrm{Em}_{\mathrm{on}}$ are calculated from equations (13) and (14). $E m_{\text {off }}=0.254 \mathrm{~W}$ and $E m_{\text {on }}=0.127 \mathrm{~W}$.

The switching losses are designed as follows:
$Q_{\mathrm{sl}}=0.381 \mathrm{~W}$, total losses are designed using (16) during switching and lead time.

$$
\begin{align*}
P_{\text {Totallosses }} & =58.75+0.381  \tag{19}\\
& =59.131 \mathrm{~W} .
\end{align*}
$$

The $\eta$ (efficiency) is designed by utilizing equation (17):

$$
\begin{align*}
\eta \% & =\frac{718.7}{718.7+59.131} \times 100  \tag{20}\\
& =92.38 \%
\end{align*}
$$

The above calculations guarantee the proposed 27inverter efficiency at 92.38 percent.
4.2. Total Standing Voltage (TSV). The standing voltage of the inverter is estimated using the following equations:

$$
\begin{align*}
\mathrm{TSV} & =\sum_{i=1}^{n} V_{S W i}, \\
\mathrm{TSV} & =2\left(V_{\mathrm{dc}}\right)+2\left(3 V_{\mathrm{dc}}\right)+2\left(9 V_{\mathrm{dc}}\right), \\
\mathrm{TSV} & =26 V_{\mathrm{dc}}, \\
\frac{\mathrm{TSV}}{L} & =\frac{26 V_{\mathrm{dc}}}{27} \\
& =0.962 \frac{V_{\mathrm{dc}}}{L}, \\
\text { Total Blocking Voltage } & =V_{\mathrm{dc}}+3 V_{\mathrm{dc}}+9 V_{\mathrm{dc}} \\
& =13 V_{\mathrm{dc}} . \tag{21}
\end{align*}
$$



Figure 10: Simulation output waveform of the cascaded H-bridge of 27-level MLI.


Figure 11: Simulation of 27 output voltage and output current of the inverter.

In open-circuit conditions, the switches will block the voltages of blocking voltages of switches [37];

$$
\begin{gather*}
S_{1}, S_{2}, S_{3} \text { and } S_{4} \text { is } V_{\mathrm{dc}}, \\
S_{5}, S_{6}, S_{7} \text { and } S_{8} \text { is } 3 V_{\mathrm{dc}},  \tag{22}\\
S_{9}, S_{10}, S_{11} \text { and } S_{12} \text { is } 9 V_{\mathrm{dc}} .
\end{gather*}
$$

Blocking voltages across the switches are as follows:

$$
\begin{aligned}
S_{1} & =S_{2} \\
& =S_{3} \\
& =S_{4} \\
& =\frac{V_{\max }}{V_{\text {block }}} \\
& =\frac{13 V_{\mathrm{dc}}}{V_{\mathrm{dc}}} \\
& =13 \mathrm{~V}
\end{aligned}
$$

$$
S_{5}=S_{6}
$$

$$
=S_{7}
$$

$$
=S_{8}
$$

$$
\begin{equation*}
=\frac{V_{\max }}{V_{\text {block }}} \tag{23}
\end{equation*}
$$

4.3. Cost Function ( $C F$ ). The cost function of the inverter is estimated using the following equation [37].

$$
\begin{equation*}
=\frac{13 V_{\mathrm{dc}}}{3 V_{\mathrm{dc}}} \tag{25}
\end{equation*}
$$

$$
\text { The Cost Function } C F=N_{\mathrm{SW}}+\alpha V_{\text {Switch }}^{p . V},
$$

where the $N_{\text {sw }}$ is the switches count, $\alpha$ is the weighting

$$
=4.33 \mathrm{~V},
$$ coefficient, and $V_{\text {switch }}$ is the voltage across the switch.

The inverter estimated cost function is tabulated in

$$
S_{9}=S_{10}
$$ Table 4.

$$
=S_{11}
$$

4.4. Reliability Calculation of the Inverter. The mean time to

$$
=S_{12}
$$ failure rate (MFFT) is important for the inverters; the reliability analysis is presented for the proposed system. The

$$
=\frac{V_{\max }}{V_{\text {block }}}
$$ total MTTF of power electronic circuits can be calculated by estimating the total failure rate (FR) value of the circuit elements that are present [38]. The total FR and $\lambda_{T}$, are

$$
=\frac{13 V_{\mathrm{dc}}}{9 V_{\mathrm{dc}}}
$$ calculated by multiplying the number of components, such as switches and diodes by their corresponding FR values.

$$
\begin{equation*}
\lambda_{T}=\left(\lambda_{P S} * N_{\mathrm{SW}}\right)+\left(\lambda_{\mathrm{PD}} * N_{D}\right) \tag{26}
\end{equation*}
$$

$$
=1.44 \mathrm{~V} .
$$

The total MTTF of the power electronic circuit can be derived from following equation:

Table 4: Cost function.

| $\propto$ | CF | CF/L |
| :--- | :---: | :---: |
| 0.5 | 14.885 | 0.55 |
| 1.5 | 20.655 | 0.76 |
| 2.5 | 26.425 | 0.97 |
| 3.5 | 32.195 | 1.19 |

$$
\begin{equation*}
\operatorname{MTTF}_{T}=\frac{1}{\lambda_{T}} \tag{27}
\end{equation*}
$$

The MTTFT of the electronic circuits can be calculated based on the number of device counts.

The inverter has 12 switches ( $N_{\mathrm{SW}}$ ) and 12 diodes, respectively, and the total failure rate (FR) and mean time to failure rate (MFFT) are estimated using (26) and (27).

$$
\begin{align*}
\mathrm{FRT} & =0.0000042, \\
\mathrm{MTTFT} & =238095.2 \tag{28}
\end{align*}
$$

## 5. Comparative Analysis

A boost converter-based CHB staggered inverter is proposed for the utilization of extracted PV energy. The solar photovoltaic is connected to the boost converter, and it enhanced voltage from PV output voltage 60 V to 403 V with the help of the MPPT technique. The boosted output voltage is higher compared to existing converters [22-25] as shown in Table 5 and Figure 13 shows the comparison of the proposed converter with existing converters. The output of the implemented 27-level CBH multilevel inverter has fewer switching losses as well as switch count compared with the existing topologies [26-30] as shown in Table 6 and comparison is shown in Figure 14. As experimental voltage value adapts to disorient situations of injected voltage and power. The inverter which is a linked $P V$ module can be a unit with reduced power losses as it consists of fewer driver circuits. This study reports a 27 -level inverter using just helped voltage got from a sustainable power source. The inverter proficiency is high and the yield voltage waveform is entirely sinusoidal. The expense is little as the number of intensity switches used is 12 . The power switches are reduced apparently due to a reduced number of power driver circuits, also low transmission losses than traditional inverter modules. Expanding the degree of the inverter can get a few points of interest: get a decent voltage wave structure and very low THD $3.77 \%$ which is achieved through the experiment as shown in Figure 15. The comparison of implemented inverter THD values with existing topologies. The conventional MLIs are compared with 27MLI is tabulated in Table 7 and Figure 16 shows the comparison of implemented MLI with the conventional MLIs. The reliability analysis conducted for the inverter with existing MLIs is shown in Table 8. The inverter has reliability when compared to existing MLIs in all aspects as shown in Figure 17 . The references $[26,27,29$ ] have less THD compared with the proposed MLI but the MBV of the other topologies

Table 5: Comparison of the proposed converter with existing converters.

| References | Input voltage (V) | Output voltage (V) |
| :--- | :---: | :---: |
| $[22]$ | 18 | 42 |
| $[23]$ | 36 | 60 |
| $[24]$ | 12 | 14.5 |
| $[25]$ | 600 | 700 |
| Proposed method | 60 | 403 |

are high whereas the MBV of the proposed topology is less, which results in the added advantage of the topology.

## 6. Experimental Results

The extracted PV two voltages and one programmable DC source are fed to the 27 MLI. The 27 -level MLI equipment model setup was used in the model scale and tried tentatively. The social occasion of Simulink block bunches into dSPACE RTI 1104 computerized input/output ports are performed, and the flight of stairs tweaks PWM technique execution in MATLAB/Simulink is performed. To rearrange continuous interfacing applications, by the computerized I/O ports, the 20 yield pins are controlled. From the dSPACE RTI1104, the TLP 250 driver is separated to include, is the beat made. The experimental twenty-seven output waveform is shown in Figure 18(a). The consistent state testing checks with R-load with 400 V alongside the current yield are accomplished with 4 A . Yield current and voltage RMS esteems were to start with 282.84 V and 2.828 A , correspondingly. The staging point between the heap current and the heap voltage is zero, as appeared in the waveform. Consistent state testing with an R-load, competition after here gave the Lload 403 V and 3.4 A , correspondingly, and relating RMS esteems were achieved with 284.96 V and 2.404 A , correspondingly. The output voltage and currents are 403 V and 2.3 A , and the RMS values are 284.96 V and 1.626 A , correspondingly obtained investigational results are given in Figures 18(b)-18(d). The investigational results check at consistent state, load aggravation conditions, executed with $R$ to $L$ load as appeared in Figure 19, executed with $L$ to $R$ load as appeared in Figure 20, correspondingly. In assurance, stacks infrequently happen particularly and they will surely occur in a blend of resistive and inductive burdens. Generally, in a particular spot, when an $R$ (resistive) load is by and by working an unexpected collection of $L$ (inductive)load corresponding to the $R$ load or the other way around is indistinguishable likely. Figure 21 shows the experimental results of the 27-level multilevel inverter THD trial voltage is $4.02 \%$. The proposed system hardware setup is shown in Figure 22. The experimental output parameters are shown in Tables 9 and 10.

The actualized inverter created a higher number of voltage yield levels with a less number of equipment components and low THD values. Similar aftereffects of the trial have appeared in Tables 9 and 10. The experimental setup component details are mentioned in Table 11.


Figure 13: Comparison of the proposed converter with the existing converters.

Table 6: Comparison of implemented MLI with active MLIs.

| MLIs | No. of <br> levels | No. of <br> switches | No. of <br> sources | Diodes | (\%) THD | (\%) Efficiency |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $[26]$ | 27 | 12 | 3 | 12 | 1.248 | - |
| $[27]$ | 27 | 13 | 1 | 13 | 2.74 | - |
| $[28]$ | 27 | 12 | 3 | 12 | 13.75 | - |
| $[29]$ | 27 | 13 | 3 | 13 | 2.68 | - |
| $[30]$ | 27 | 36 | 3 | 36 | 5.87 | - |
| $[42]$ | 27 | 14 | 5 | 14 | 2.037 | - |
| $27-$ Level MLI | 27 | 3 | 12 | 3.77 | 92.38 |  |



Figure 14: Comparison of implemented inverter levels and switches with the existing topologies.


Figure 15: Comparison of implemented inverter THD values with existing topologies.

Table 7: Comparison of implemented MLI with the conventional multilevel inverters.

| Required items | CMLI | DCMLI | FCMLI | Proposed MLI |
| :--- | :---: | :---: | :---: | :---: |
| No of levels | 27 | 27 | 27 | 27 |
| No of switches | 52 | 52 | 52 | 12 |
| Diodes | 52 | 52 | 52 | 12 |
| Clamping diode | 0 | 650 | 0 | 0 |
| Dc bus capacitor | 13 | 26 | 26 | 0 |
| Balancing capacitor | 0 | 0 | 325 | 0 |
| Gate-amp | 52 | 52 | 52 | 12 |



Figure 16: Comparison of implemented MLI with conventional MLIs.

Table 8: Comparison of topologies based on reliability aspects.

| Topology | $N_{\mathrm{SW}}$ | $N_{D}$ | $F R_{\mathrm{T}}$ | $\mathrm{MTTF}_{\mathrm{T}}$ |
| :--- | :---: | :---: | :---: | :---: |
| $[26]$ | 12 | 12 | 0.0000042 | 238095.2 |
| $[27]$ | 13 | 13 | 0.00000455 | 219780.2 |
| $[28]$ | 12 | 12 | 0.0000042 | 238095.2 |
| $[29]$ | 13 | 13 | 0.00000455 | 219780.2 |
| Proposed system | 36 | 36 | 0.0000126 | 79365.08 |



Figure 17: Comparison of topologies based on reliability aspects.


Figure 18: (a) $\mathrm{O} / \mathrm{P}$ voltage of the actualized inverter. (b) $\mathrm{O} / \mathrm{P}$ current and voltage of inverter with $R$ load (c) $\mathrm{O} / \mathrm{P}$ current just as the voltage of the inverter with engine load (d) $\mathrm{O} / \mathrm{P}$ current and voltage of the inverter with $L$ load.


Figure 19: 27-level multilevel inverter dynamic ( $R$ to $L$ ) loads changes.


Figure 20: 27-level multilevel inverter dynamic ( $L$ to $R$ ) loads changes.


Figure 21: Experimental results of 27-level multilevel inverter THD value.


Figure 22: Proposed system hardware setup.

Table 9: Output experimental parameters of 27 MLI.

| Inverter type | 27 MLI | 27 MLI | 27 MLI |
| :--- | :---: | :---: | :---: |
| Load | $R($ ohms | $L$ (henry) | 3.4 |
| $I_{0}(\mathrm{~A})$ | 4 | 2.404 | Motor (henry) |
| $I_{\text {rms }}(\mathrm{A})$ | 2.828 | 403 | 2.3 |
| $V_{0}(\mathrm{~V})$ | 403 | 284.96 | 1.626 |
| $V_{\text {rms }}(\mathrm{V})$ | 284.96 | 679.94 | 403 |
| $P_{0}(\mathrm{w})$ | 799.871 | 3.77 | 284.96 |
| THD $(\%)$ | 3.77 |  | 459.89 |

Table 10: Comparison of experimental and simulation of implemented 27 MLI.

| Items | Implemented 27 MLI <br> simulation results | Implemented 27 MLI <br> experimental results |
| :--- | :---: | :---: |
| $I_{0}(\mathrm{~A})$ | 4 | 4 |
| THD | 3.77 | 4.02 |
| $\mathrm{~V}_{0}(\mathrm{~V})$ | 403 | 403 |

Table 11: Experimental specifications.

| Sl. no. | Elements | Specifications |
| :--- | :---: | :---: |
| 1 | Inductor | 175 mH |
| 2 | Programmable-DC sources | 500 Volts |
| 3 | Driver circuit | TLP250 |
| 4 | Motor load | $0.5 \mathrm{Hp} \mathrm{1-} \mathrm{\Phi}$ |
| 5 | dSPACE controller | $(373 \mathrm{~W}, 0.75 \mathrm{PF}, 230 \mathrm{~V})$ |
| 6 | IGBTs (CM75DU-12H) | RTI1104 |
| 7 | Resistor | $75 \mathrm{~A}, 600 \mathrm{~V}$ |

## 7. Conclusion

In this study, a boost converter-based CHB staggered inverter for solar PV applications is implemented. Solar PV is associated with the lift converter and improved voltage from PV yield voltage 60 V to 403 V with the help of the MPPT method. The inverter is integrated with a boost converter with solar $P V$ applications to generate a pure sinusoidal waveform. A 27 -level CHBMLI is implemented with reduced power losses and lower THD. The 27-level topology has been planned and afterward reenacted in MATLAB/ Simulink, and it uses 12 switches and three voltage sources to develop 27-level voltage sources THD for 27 levels is 3.77\% and efficiency is $92.38 \%$. The inverter has lower TSV, is costeffective, and has improved reliability. Finally, a detailed comparison with the existing system is given focusing on the advantages of the proposed converter and implementation for the 27 -level inverter. The proposed topology is limited to medium-power devices with a restricted number of levels. The proposed system is well suited for electric vehicles and grid-connected applications and FACTs [8].

## Data Availability

The data used to support the findings of this study are included in the article.

## Conflicts of Interest

The authors declare that they have no conflicts of interest.

## References

[1] A. Qazi, H. Fayaz, and N. Rahim, "Towards Sustainable Energy: A Systematic Review of Renewable Energy Sources, Technologies, and Public Opinions," IEEE Access, vol. 7, Article ID 63837, 63851 pages, 2019.
[2] T. M. Mai, M. M. Hand, S. F. Baldwin et al., "Renewable electricity futures for the United States," IEEE Transactions on Sustainable Energy, vol. 5, no. 2, pp. 372-378, 2014.
[3] H. Nehrir, C. Wang, K. Strunz et al., "A Review of Hybrid Renewable/alternative Energy Systems for Electric Power Generation: Configurations, Control and Applications," IEEE Transactions on Sustainable Energy, IEEE, vol. 2, no. 4, pp. 392-403, 2012.
[4] M. S. Pranav, K. Karunanithi, M. Akhil, S. Vanan, V. M. Afsal, and A. Krishnan, "Hybrid renewable energy sources (HRES) - a review," in Proceedings of the International Conference on Intelligent Computing, Instrumentation and Control Technologies (ICICICT), pp. 162-165, Kerala, India, July 2017.
[5] X. Song, Y. Zhao, J. Zhou, and Z. Weng, "Reliability varying characteristics of PV-ESS-Based standalone microgrid," IEEE Access, vol. 7, Article ID 120872, 120883 pages, 2019.
[6] A. JamaliA, M. NorN, and T. Ibrahim, "Energy storage systems and their sizing techniques in power system - a review," in Proceedings of the 2015 IEEE Conference on Energy Conversion (CENCON), pp. 215-220, Johor Bahru, Malaysia, October 2015.
[7] C. Wang, H. Nehrir, F. Lin, and J. Zhao, "From Hybrid Energy Systems to Microgrids: Hybridization Techniques, Configuration, and Control," in Proceedings of the IEEE PES General Meeting, Minneapolis, MN, USA, July 2010.
[8] S. K. Sahoo, A. K. Sinha, and N. K. Kishore, "Control techniques in ac, dc, and hybrid AC-DC microgrid: a review," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 6, no. 2, pp. 738-759, June 2018.
[9] V. Yaramasu, B. Wu, P. C. Sen, S. Kouro, and M. Narimani, "High-power wind energy conversion systems: state-of-the-art and emerging technologies," Proceedings of the IEEE, vol. 103, no. 5, pp. 740-788, 2015.
[10] F. Eroğlu, M. Kurtoğlu, A. O. Arslan, and A. M. Vural, "Harmonic reduction under unbalanced operating conditions of PV-connected cascaded H -bridge multilevel inverters using fault tolerant adaptive phase-shifted pulse width modulation," International Transactions on Electrical Energy Systems, vol. 29, no. 4, Article ID e2814, 2019.
[11] C. Ilhami, K. Ersan, and B. Ramazan, "Review of multilevel voltage source inverter topologies and control schemes," Energy Conversion and Management, vol. 52, no. 2, pp. 1114-1128, 2011.
[12] C. I. Odeh and C. Ikechukwu, "Enhanced three-phase multilevel inverter configuration," IET Power Electronics, vol. 6, no. 6, pp. 1122-1131, 2013.
[13] M. F. M. Elias, N. A. Rahim, H. W. Ping, and M. N. Uddin, "Asymmetrical Transistor-Clamped H-Bridge Cascaded Multilevel Inverter," in Proceedings of the 2012 IEEE Industry Applications Society Annual Meeting (IAS), pp. 1-8, Las Vegas, NV, USA, October 2012.
[14] J. Rodriguez, J. Pontt, S. Kouro, and P. Correa, "Direct torque control with imposed switching frequency in an 11-level cascaded inverter," IEEE Transactions on Industrial Electronics, vol. 51, no. 4, pp. 827-833, 2004.
[15] N. Bodo, E. Levi, and M. Jones, "Investigation of carrier-based PWM techniques for a five-phase open-end winding drive topology," IEEE Transactions on Industrial Electronics, vol. 60, no. 5, pp. 2054-2065, 2013.
[16] R. Rabinovici, D. Baimel, J. Tomasik, and A. Zuckerberger, "Series space vector modulation for multi-level cascaded Hbridge inverters," IET Power Electronics, vol. 3, no. 6, pp. 843-857, 2010.
[17] P. Palanivel and S. Dash, "Analysis of THD and output voltage performance for cascaded multilevel inverter using carrier pulse width modulation techniques," IET Power Electronics, vol. 4, no. 8, pp. 951-958, 2011.
[18] M. R. Power, Electronics Circuits, Devices, and Applications, Pearson Prentice Hall, Hoboken, NJ, USA, 3 edition, 2004.
[19] C. Balakrishn, N. Sandeep, and M. V. Aware, "Design and implementation of three-level DC-DC converter with golden section search based MPPT for the photovoltaic applications," Advances in Power Electronics, vol. 2015, Article ID 587197, 9 pages, 2015.
[20] C. Dhanamjayulu, G. Arunkumar, B. Jaganatha Pandian et al., "Real-time implementation of a 31-level asymmetrical cascaded multilevel inverter for dynamic loads," IEEE Access, vol. 7, Article ID 51254, 51266 pages, 2019.
[21] C. Dhanamjayulu, G. Arunkumar, B. Jaganatha Pandian, and S. Padmanaban, "Design and implementation of a novel asymmetrical multilevel inverter optimal hardware components," International Transactions on Electrical Energy Systems, vol. 30, no. 2, Article ID e12201, 2020.
[22] A. OgudoK and P. Umenne, Design of a PV Based Power Supply with a NonInverting Buck-Boost Converter, in Proceedings of the 2019 IEEE PES/IAS PowerAfrica, Abuja, Nigeria, August 2019.
[23] A. R. Gautam, O. P. Mahela, S. Singh, and R. N. Mahia, "A double input SMV controlled DC/DC buck-boost converter for solar PV/wind energy sources," in Proceedings of the International Conference on Recent Advances and Innovations in Engineering (ICRAIE-2014), pp. 1-6, Jaipur, India, May 2014.
[24] M. D. Vijay, K. Shah, G. Bhuvaneswari, and B. Singh, "LED based street lighting with automatic intensity control using solar PV," in Proceedings of the 2015 IEEE IAS Joint Industrial and Commercial Power Systems/Petroleum and Chemical Industry Conference, pp. 197-202, Hyderabad, India, November 2015.
[25] M. Kandpal, I. Hussain, and B. Singh, "Grid Integration of Solar PV Generating System Using Three-Level Voltage Source Converter," in Proceedings of the 2015 Annual IEEE India Conference (INDICON), pp. 1-6, New Delhi, India, December 2015.
[26] F. S. Kang, S. J. Park, M. H. Lee, and C. U. Kim, "An efficient multilevel-synthesis approach and its application to a 27-level inverter," IEEE Transactions on Industrial Electronics, vol. 52, no. 6, pp. 1600-1606, 2005.
[27] S. Arunima, S. Bindu, and P. UnniK, "A Flyback Converter Based Asymmetrical Cascaded H-Bridge 27 Level Grid Connected Inverter from A Single Source Using FPGA," in Proceedings of the 2020 International Conference for Emerging Technology (INCET), pp. 1-6, Belgaum, India, June 2020.
[28] J. S. Vinodhini and S. R. Babu, " 27 Level/IGBT asymmetrical multilevel inverter using PWM for locomotives," in Proceedings of the 2016 Second International Conference on Science Technology Engineering and Management (ICONSTEM), pp. 493-496, Chennai, India, March 2016.
[29] V. Sukanya, C. M. Nirmal Mukundan, P. Jayaprakash, and O. V. Asokan, "A new topology of multilevel inverter with reduced number of switches and increased efficiency," in Proceedings of the 2018 IEEE International Conference on Power Electronics Drives and Energy Systems (PEDES), pp. 1-6, Chennai, India, December 2018.
[30] P. Kant and B. Singh, "An18-pulse AC-DC converter-fed 27level inverter-based vector-controlled induction motor drive," in Proceedings of the 2016 IEEE 7th Power India International Conference (PIICON), pp. 1-6, Bikaner, India, November 2016.
[31] C. Dhanamjayulu and S. Meikandasivam, "Performance verification of symmetric hybridized cascaded multilevel
inverter with reduced number of switches," in Proceedings of the 2017 Innovations in Power and Advanced Computing Technologies (I-PACT), pp. 1-5, IEEE, Vellore, India, April 2017.
[32] C. Dhanamjayulu, D. Prasad, S. Padmanaban, P. K. Maroti, J. B. Holm-Nielsen, and F. Blaabjerg, "Design and implementation of seventeen level inverter with reduced components," IEEE Access, vol. 9, no. 2021, Article ID 16746, 16760 pages, 2021.
[33] C. Dhanamjayulu, P. Sanjeevikumar, V. K. Ramachandaramurthy, J. B. Holmnielsen, and F. Blaabjerg, "Design and Implementation of a Single-phase 15-Level Inverter with Reduced Components for Solar PV Applications," IEEE Access, vol. 9, pp. 581-594, 2020.
[34] C. Dhanamjayulu, P. Sanjeevikumar, V. K. Ramachandaramurthy, J. B. Holmnielsen, and F. Blaabjerg, "Design and Implementation of Multilevel Inverters for Electric Vehicles," IEEE Access, vol. 9, pp. 317-338, 2020.
[35] C. Dhanamjayulu, P. Kaliannan, S. Padmanaban, P. K. Maroti, and J. B. Holm-Nielsen, "A new three-phase multi-level asymmetrical inverter with optimum hardware components," IEEE Access, vol. 8, Article ID 212515, 212528 pages, 2020.
[36] C. Dhanamjayulu, P. Sanjeevikumar, K. Palanisamy, F. Blaabjerg, and P. K. Maroti, "A novel nine and seventeenstep multilevel inverters with condensed switch count," in Proceedings of the 2020 IEEE 21st Workshop on Control and Modeling for Power Electronics (COMPEL), pp. 1-6, IEEE, Aalborg, Denmark, November 2020.
[37] D. Prasad, C. Dhanamjayulu, S. Padmanaban, J. B. HolmNielsen, F. Blaabjerg, and S. R. Khasim, "Design and implementation of 31-level asymmetrical inverter with reduced components," IEEE Access, vol. 9, no. 2021, Article ID 22788, 22803 pages, 2021.
[38] A. Akbari, J. Ebrahimi, Y. Jafarian, and A. Bakhshai, "A multilevel inverter topology with an improved reliability and a reduced number of components," IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 10, no. 1, pp. 553-563, 2022.
[39] M. E. Ibrahim, A. S. Mansour, and A. M. Abd-Elhady, "A novel single-stage single-phase buck-boost inverter," Electrical Engineering, vol. 99, no. 1, pp. 345-356, 2017.
[40] R. Uthra, D. Suchitra, T. S. Babu, and B. Aljafari, "Fuzzy-based EV charging station and DVR-fed voltage compensation for a DFIG-fed wind energy system during grid faults," International Transactions on Electrical Energy Systems, vol. 2022, Article ID 1860266, 22 pages, 2022.
[41] A. Hassan, X. Yang, and W. Chen, "A novel 19L hybrid multilevel inverter system synthesizes reduced number of switches for hybrid renewable energy applications," International Transactions on Electrical Energy Systems, vol. 31, no. 5, Article ID e12856, 2021.
[42] D. S. Vanaja and A. A. Stonier, "A novel PV fed asymmetric multilevel inverter with reduced THD for a grid-connected system," International Transactions on Electrical Energy Systems, vol. 30, no. 4, Article ID e12267, 2020.

