

Extension Options for 193nm Immersion Lithography

Paul A. Zimmerman

*Intel assignee to SEMATECH
2706 Montopolis Blvd., Austin Texas 78741
paul.zimmerman@intel.com*

The extension of 193nm immersion lithography (193i) has become a requirement due to the current lack of convergence of economic viability and technological capability for any other lithographic technology, at least through the 22nm node. Double patterning is currently the only direct path to 22nm without any clear showstoppers. This technology is expensive because it includes additional costly processing steps. For 22nm and beyond, technical issues such as the need to reduce line edge roughness (LER) or line width roughness (LWR) may drive innovation in lithography. The evaluation of non-chemically amplified photoresist systems may be used to trade resist sensitivity for improved LER and resolution. This work will describe the trade-offs of the candidate technologies for 22nm and beyond and specifically the efforts of several groups to extend 193nm immersion lithography.

Keywords: Next Generation Lithography, 193nm Immersion lithograph, Double Patterning, Double Exposure, non-Chemically Amplified Resist

1. Introduction

Since the emergence of the semiconductor industry, photolithography has set the innovation curve by which the industry has charted its advance. Now the photolithography community finds itself far behind the curve, trying to catch up even as new technology nodes continue to be implemented despite delays in new wavelength source or tool availability. It would be highly inaccurate to state that there has been no innovation in lithography or that the industry has been offered only one option to enable scaling beyond the 32nm node. The three main candidates for next generation lithography (NGL) are extreme ultraviolet (EUV),¹⁻² electron beam (EB),³⁻⁵ and nanoimprint lithography (NIL).⁶⁻⁷ Each of these techniques offers some advantage going forward and illustrates the degree to which the industry has been innovative. However, each also has multiple issues that impede catching up to and passing the innovation curve, thus making implementation in main stream CMOS production unlikely in the near-term. Since none of these techniques is emerging as a clear leader for NGL, the continued optimization of 193nm immersion lithography is necessary to drive the economics of the semiconductor industry.

Clearly, 193nm immersion lithography with some version of double patterning (DP) technology has come to the fore as the key and necessary technology to enable the 22nm node.⁸⁻¹³ The additional cost of DP technology has kept pressure on the lithographic community to find other options to reduce cost of ownership (COO). Additionally, the lack of any chemically amplified resist (CAR) meeting LER/LWR requirements for 22nm line/space (L/S) has prompted the industry to reinvestigate non-chemically amplified resist systems (nCARS).¹⁴⁻¹⁷ Currently, only NIL, EB, and a DP approach have shown any results close to the required values of LER/LWR for 22nm.¹⁸⁻¹⁹

2. Next generation lithography technologies

The three major candidates to supplant 193nm immersion lithography—EUV, NIL, and EB—all have some attractive features that make their development compelling.¹ Table 1 shows some of the main advantages and disadvantages of these NGL techniques. For example, EUV promises a relaxed k_1 as we once again realize sub-wavelength imaging. Scalability and a simplified optical proximity correction (OPC)

Table 1 Summary of NGL techniques

NGL Technique	Advantages	Disadvantages
EUVL	Enables return to high k_1 lithography Easy to moderate OPC Imaging shown to 22nm node	Poor source power (throughput) No mask making infrastructure No mask metrology infrastructure Mask design complicated by mask 3D effects Poor LER/LWR for ≤ 22 nm node No demonstration for sub 22nm node High system maintenance costs Tool Costs 70-100M\$ making the opportunity of other patterning options more attractive
EB	Narrow e-beams allow high resolution direct write Eliminates high cost mask requirements for optical litho Meets ITRS requirement for LER/LWR for 22nm	Writing speed requirement $\geq 10^6$ beams for 32nm; ~100 demonstrated Proximity effects LER/LWR poor below 22nm hp Cost of multi-e-beam system may rival EUVL
NIL	Base tool is inexpensive Meets ITRS requirement for LER/LWR for 22nm High aspect ratios can be patterned. Provides cost benefit for certain applications (HDD for example)	Throughput in CMOS based processing Defectivity (template and wafer) Template cost, lifetime, cleaning Template manufacturing infrastructure Overlay below 22nm hp

were also promises of this NGL platform. Recent results, however, have shown that the EUV light source power produced after normalization is only enough for about five hours of full manufacturing time, assuming 100 wafers per hour, 100 watts at intermediate focus, and a resist sensitivity of $10\text{mJ}/\text{cm}^2$.² An exceptional demonstration of EUV imaging was recently shown²⁰ that produced 22nm contacts on a 80nm pitch. Unfortunately, these contacts needed an approximately $47\text{mJ}/\text{cm}^2$ dose to print; making the total normalized available continuous manufacturing time for EUVL just over an hour. This throughput is clearly unacceptable by any measure for economically viable volume manufacturing.

Additionally, this technique is not likely to be available until at least the 15–16 nm node.^{21,22} For EUV to be introduced at this node, a higher numerical aperture (NA) of at least 0.34 will be required, causing an increased obscuration^{23,24} and thus necessitating an even more powerful source. Several other issues will also be difficult to overcome in a reasonable timeframe, including the lack of metrology and mask infrastructure.²⁵

EUV photoresist development has achieved resists that are approaching the dose goal of $10\text{mJ}/\text{cm}^2$, but these resists are still far from the International Technology Roadmap for Semiconductors (ITRS) LER/LWR requirements for the 22 or 16nm nodes. The LER/LWR problem, in fact, seems endemic to the CAR systems in use today.²⁶⁻²⁸ Even the use

of molecular glass-based resists has not shown an improvement in ER/LWR for sub-45nm applications.^{29,30}

As feature dimensions get smaller, the critical aspect ratio (AR) at which pattern collapse occurs dictates that the resist film becomes thinner with reduced critical feature dimension as shown in Figure 1.³¹⁻³⁵

There is general agreement that this trend arises from the capillary forces on the patterns, adhesion failure between the resist and substrate, and deformation related to the mechanical properties of the resist.³³ The feature dimensions for the 22 and 15nm nodes will require that this decreasing trend in critical AR be continued.




Figure 1. Illustration of the trend for the critical aspect ratio vs. resist feature size

The trend of decreasing film thickness is equally troubling for LER/LWR, since LER/LWR has been shown to increase as the resist film becomes thinner.³⁶⁻³⁸ Figure 2 compares the general trend for LER with film thickness in conventional CAR systems.^{33, 38-43} This trend, which has been noted by multiple groups, is independent of wavelength.^{36,38} Although the data exhibit a significant spread, the overall trend is clear. For EUV, this trend is especially grim since introduction at the 15nm node would mean a resist film less than 40nm thick. The film thickness effect for decreasing critical aspect ratio and increasing LWR is in addition to the resolution, sensitivity, and LWR tradeoff already observed with CARs.⁴⁴




Figure 2. General trend of LER/LWR in CAR systems vs. decreasing film thickness

Fundamental work on thin film effects in polymers has shown increased free volume with decreasing thickness.¹⁷ This effect could account for the mechanical aspects of pattern collapse that reduce the critical AR and could also explain the increase in LWR because of enhanced diffusion of acid in thinner, less dense resist films.

One possible opportunity to circumvent the LWR vs. film thickness trend is to use a non-CAR (nCAR) system, eliminating the diffusion blur. This, however, would likely require a significant increase in dose compared to conventional CAR systems and EUV already has a shortage of photons.

The two other NGL techniques can both reduce LER/LWR. NIL and EB have demonstrated LER values in the 2–3nm range^{18,45}, which is good enough for 32nm but not the nodes beyond.

EB direct write lithography has recently regained interest as an NGL technique.³⁻⁵ As shown in Table 1, it can eliminate costly

photomasks. The increasing cost of masks with each generation has put an especially onerous economic burden on companies producing few wafers per mask set. The promise of EB lithography is particularly applicable for such manufacturers.³⁻⁵

Fundamentally, EB lithography has had limited application due to the write speed, making it useful for mask writing or very small volume applications. The total write time is described by equation 1,

$$(D)(A) = [(C)(t)/S]^2 = Q, \quad (1)$$

where D is dose in Coulombs/cm², A is exposed area in cm², C is beam current in Amperes, S is the step size, and Q is the total charge of incident electrons. In addition to the write time problem is the growing data density with each subsequent technology node, which makes leapfrogging EB over other techniques unlikely.⁴⁶ Already for the sub-90nm node, a multi-terabit data stream will be required—an additional challenge to throughput.⁴⁶

The required data stream will increase by three orders of magnitude by the 15–16nm node, at which EB lithography would most likely find a possible insertion point.

Currently, some multi-beam systems have over 100 directed beams,³ but the throughput with these systems for just the 32nm node would be less than a wafer per hour at best. To get to 10–12 wafers per hour, $\geq 10^6$ beams are needed for reasonable throughput. This technological challenge seems difficult for the industry to achieve in a timeframe of a few years. EB may be considered for just a small fraction of wafer area on a specific critical feature, which may prove economical if tool costs are low. This type of application may be an economic niche for EBL.

However, other issues must still be addressed, such as proximity effects and the need for all beams to be maintained at the same intensity and uniformity.^{46,47} Resist blur at the required lowered energies for direct write EB may also prove a fundamental limit below 20nm.⁴⁷

Any effort put into multi-EB technology will not be lost as the technology advancements will work their way into other applications. The true market niche for multi-EB systems may be back in its roots, which is mask writing or template writing for NIL. With substantial effort, the current multi-beam systems could be applied to accelerate the mask-making process. This could reduce mask costs for the entire industry, and this reduction in cost may prove essential as the

semiconductor industry migrates to double patterning lithography.

NIL has also proven itself a worthy contender for NGL (see Table 1). Its pace of advancement over the past few years has been stunning.^{6,7,18,48} In less than a decade, NIL has gone from the drawing board to a major application in the disc drive industry.⁷ The technique seems particularly well suited to 32nm technology and to applications requiring low LER/LWR and high ARs. Many issues still need to be addressed for broad applicability in CMOS manufacturing. Defectivity, overlay, throughput, and template cost are among key issues that must be overcome if NIL will become a mainstream lithographic technique.¹⁸ Of particular interest is directivity for the sub-32nm node applications and the open question of whether “plug” defectivity will increase with decreasing feature size.¹⁸ Studies in this area have yet to be completed.

NIL is still evolving and its broad application to CMOS manufacturing is still very much in question. Further areas in which this technology will be used, such as hybrid applications,⁶ will no doubt emerge. For now, however, any economically feasible application of NIL or the other NGL technologies for mainstream CMOS manufacturing remains unlikely for the 22nm node and questionable for the 15nm. The lack of alternative lithography technologies implies that the only current solution for these technology nodes is some form of DP lithography.

3. Double patterning lithography

DP is a relative newcomer to lithography, brought on by necessity rather than any desire to embrace the processing methodology. Table 2 shows an overview of some of the pros and cons for different DPL technologies. Opportunity costs have made some form of DP technology the inevitable bridge to 22nm and perhaps beyond. The predicted COO⁴⁹ is nearly competitive with EUVL, assuming a 100 wafer per hour (WPH) throughput for EUVL. If we assume a more realistic 10 WPH throughput for EUVL, based on current data,^{1,2,20} the COO for DPL is then significantly lower. This is an intuitive result since existing infrastructure is being used for DPL. What is unclear is the exact DPL or combination of DPL approaches that will provide the best resolution and the best economics for the 22nm node and beyond.

Figure 3 shows a couple of variations on the technology. One of the initial DP efforts was a litho-etch, litho-etch (LELE) approach that requires two etch steps.⁵⁰ Developed subsequently, the litho-freeze process requires only one etch step and uses a track process to “freeze” the resist before a second resist coat and exposure.^{8,48,49} Because the freeze uses a chemical modification of the first exposed/developed resist, it is not adversely affected by subsequent lithography processing.^{8,51-53} The COO for this DP approach should be less than for LELE since fewer processing steps are needed.

Table 2 Summary of DPL techniques

Double patterning /exposure approach	Advantages	Disadvantages
LELE	No fundamental limitations $\geq 22\text{nm}$	Costly extra processing Challenging overlay for $\leq 22\text{nm}$
LFL	No fundamental limitations $\geq 22\text{nm}$ Intermediate processing possible on track	Costly extra processing Challenging overlay for $\leq 22\text{nm}$
SADP	Single critical exposure No overlay issues More cost effective than LELE or LFE Currently applicable to memory	2D design is quite challenging Significant extra processing required
DTD	Improved cost effectiveness	New materials development required Negative-tone materials historically difficult Does not currently meet 32nm requirements Challenging overlay for $\leq 22\text{nm}$ LER/LWR may be a showstopper
DE	Best overall cost No overlay issues	Materials not currently available Material integration may be difficult No intrinsic improvement for LER/LWR may limit applicability below 32nm

DPL has already shown that it is lithography's bridge for the 22nm node,⁵⁴ producing a 6T SRAM cell $< 0.1\mu\text{m}^2$ nearly six months before a similarly scaled SRAM was produced using EUVL.²⁰




Figure 3 Schematic of two varieties of double patterning approaches

Another variation of DPL is the self-aligned double patterning (SADP) process.⁵⁵⁻⁵⁷ Figure 4 shows the basic flow of the process: With SADP the resist is exposed followed by development; then a masking material is deposited and etched to form sidewall spacers. The resist material from the exposure step is then removed, and the substrate etched using the remaining spacers as a mask. Finally, the residual spacers are removed leaving the final pattern.

The advantages of the SADP process are that only one critical exposure is needed and overlay poses no issues. Further, critical dimension uniformities (CDUs) and LER/LWR are shown to be improved over any conventional lithography process, meeting the ITRS requirements for the 22nm node.⁵⁵⁻⁵⁸




Figure 4 Schematic of the general process flow for SADP

The main limiting factor for a broad implementation of this technique is that it is not well suited to non-uniform designs.¹⁰ Recently,

however, a proposed gridded design scheme with SADP has suggested a path to 16nm on a 44nm pitch for logic.⁵⁹ Additionally, a method for contact formation using SADP has been proposed,⁶⁰ indicating that further development may enable this DP technique to have broader applicability.

Another promising contender for DPL is dual tone development (DTD),⁶¹ in which a conventional exposure is followed by two development steps.⁶¹ In positive tone development, all material that has been exposed to some threshold dose is removed, while in negative tone development, all material that has seen a threshold lower than a specific dose is removed.

DTD may be a path to reduced COO. However, many materials issues must be overcome.⁶¹ Additionally, LER/LWR has been related in some measure to the development process^{39,62}, and the combination of two development processes may result in unacceptable LER/LWR.

In spite of the COO of DPL⁶³, some form of DPL will be used for 32nm and 22nm and likely beyond because it poses no fundamental showstoppers to implementation.^{50-53,57} Some believe that this technology will take us to the end of the semiconductor roadmap.^{64,54}

4. Materials and process for extending 193nm immersion lithography

Even with the advent of DPL, additional drivers are pushing an exploration of other ways to extend or enhance 193nm immersion lithography. At SEMATECH, several projects are focusing on extension. They fall into three categories: double exposure (DE) materials, non-chemically amplified resists (nCARs), and inorganic resists.

4.1 Double exposure materials

DE materials were conceived of as a cost mitigation alternative to DPL. In DE, the wafer is not removed from the lithography tool, thus eliminating the DPL overlay issue. No time-consuming, costly intermediate processing steps and no additional expensive equipment are needed. In DE, a conventional resist contains material(s) that have a nonlinear response in a multi-photon process at 193nm. The intermediate state, two-photon photoacid generator (PAG) (ISTP) approach was developed by the Willson group at the University of Texas (UT) and Jeffrey Byers at

SEMATECH.⁶⁶ The ISTP material using electron transfer and “latent sensitizer” sensitization was devised as shown in Figure 5. The materials are returned to the initial state by exposure to a second wavelength in the lithography tool before the second 193nm exposure. After this, the wafer completes standard processing. In collaboration with the Turro group at Columbia University, a proof-of-principle was achieved⁶⁷




Figure 5 Schematic of ISTP approach

Additional efforts in DE materials have been supported by Intel.⁶⁸ Their approach is the same as described above. If successful, it may provide the best means to achieve imaging for the 32nm and 22nm nodes.

However, this approach has several possible drawbacks. First, the necessary materials do not yet exist. Second, even if these materials are developed, their integration into a working resist system in a timeframe useful for integration into 32nm processing will be challenging. Since this process will use diffusion, LER/LWR may limit the utility of this approach beyond the 32nm node.

4.2 Non-chemically amplified resists

With the milestone works by Willson *et al.*,⁶⁹⁻⁷¹ on chemically amplified resist, work in an area to supplant CARs seems almost heresy. However, since much work^{15, 72, 73} over the years from the Willson Group at UT has concentrated on nCAR systems, perhaps the sin may be forgiven. The development of nCARs has been ongoing for some time. Successful nCAR systems have been developed for 193nm^{15, 16, 74}; however, these systems are typically too insensitive or require special development solvents or conditions to be considered for a manufacturing process. Past photospeed requirements for resists have prevented the use of such systems in manufacturing.

Over the past 10 years, 193nm power has steadily improved to where there is now more power than is required for exposure.⁷⁵ This


additional power can be used for less sensitive resists in the hope that LER/LWR and resolution can be improved in the tradeoff with sensitivity as described by G.M. Gallatin.⁴⁴

SEMATECH is supporting researchers exploring two distinct approaches that are believed to be the only paths that will provide the contrast needed for a high performance resist.

The first path is to adapt a previous approach using a photosensitive dissolution inhibitor.^{76, 77} Very good contrast can be achieved by logarithmic changes in dissolution rate versus the unexposed film.^{76, 77} The expectation is that because such thin films ($\leq 40\text{nm}$) will be used for 22nm and beyond, several of the systems used for i-line resists may now be worth investigation. Absorbance values of $10\text{--}18/\mu\text{m}$ may be acceptable as these values will still allow light to reach the bottom of the resist in very thin films.

The second approach uses a polymer with a ceiling temperature, T_c , that will promote depolymerization after a photo-induced chain scission event. H. Ito and C.G. Willson have described such a system, polyphthalaldehyde (PPA).^{78, 79} After exposure with 193nm, either the blocking group is removed or a main-chain scission occurs. In either case, the polymer chain completely unzips while the unexposed polymer remains intact. However, the PPA system has an absorbance of $30/\mu\text{m}$ at 193nm; hence, it is not useful as a nCAR at 193nm. Several other systems with T_c below or close to room temperature are being investigated.

The polyolefin sulfones offer a more transparent alternative to the PPA system. Scheme 1 shows the generic mechanism for the forward and reverse reaction of sulfur dioxide and an alpha-olefin. Above the ceiling temperature (T_c), the reverse reactions dominate.⁸⁰



Scheme 1 Mechanism for polymerisation of SO_2 and alpha-olefins. Above T_c , the reverse reactions dominate.

Although this is not an attractive scheme for lithography in general due to the release of SO₂, immersion lithography could eliminate this concern since SO₂ is highly soluble in water. Work within the Whittaker group at the University of Queensland is focusing on developing these systems.¹⁷

The main goal of the nCAR development is to produce a system with improved LER/LWR by eliminating the CAR diffusion process. It is unclear whether this will be enough to significantly mitigate LER/LWR at smaller feature sizes. Recent nCAR studies have shown LER/LWR improvement to have mixed results.^{15,28,81} In parallel, the non-resist contributions to LER/LWR must be considered.^{40,82}

4.3 Inorganic resists

The final area of SEMATECH's efforts to extend 193nm focuses on developing an inorganic resist. For example, hydrogen silsesquioxane (HSQ) has been used for many years as a resist.^{83,84}

The goal of our work here is to take a material developed for another project⁸⁵ and create a new inorganic resist. The properties of the material will improve etch resistance, depth of focus (DOF), and LER/LWR. Recently, a similar composition of materials was evaluated as an inorganic resist with promising results.⁸⁶

Solids content and absorbance requirements have been achieved in casting solution and film. The dimensions of the inorganic nanomaterial are between 1–2nm, which is expected to help with LER/LWR in the exposed film. The exact operational mode of the material is currently under study.

5. Summary

The need to extend 193nm immersion lithography arises from the lack of a suitable NGL technology. No NGL is likely to be ready for economical mainstream CMOS manufacturing before the 16nm node. Further, catching up to the technological curve is difficult, especially when the curve is not static. In the interim, some form of DPL technologies will carry the industry through at least the 32 and 22nm nodes. This time window will allow additional development and competition among DPL technologies, making them more cost-effective.

As the extension of 193nm immersion lithography now stretches out to the horizon, new materials will continue to be needed. Projects will

continue to focus on solving fundamental resist issues such as LER/LWR and etch resistance, aiding in strategies to enable cost-effective lithography for the next node.

6. Acknowledgements

The author would like to thank Professors Willson and Turro and their groups from the University of Texas and Columbia University for their efforts on the DE project as well as Professor Whittaker from the University of Queensland and Professors Bruce Smith and Thomas Smith from Rochester Institute of Technology and their groups for the efforts on nCARs. I would also like to express my gratitude to Professors Emmanuel Giannelis and Chris Ober and their groups at Cornell University for their work on the inorganic based resist. Thanks also to David Stark for his helpful suggestions.

Advanced Materials Research Center, AMRC, International SEMATECH Manufacturing Initiative, and ISMI are servicemarks of SEMATECH, Inc. SEMATECH, and the SEMATECH logo are registered servicemarks of SEMATECH, Inc. All other servicemarks and trademarks are the property of their respective owners.

7. References

- [1] EUV Lithography, Vivek Bakshi ed., *SPIE, Press*, ISBN, 9780819469649, (2008)
- [2] H. Meiling *et al.*, EUV system: moving toward production, *Proc. SPIE*, **7271**, 727102 (2009)
- [3] B. Icard, *et al.*, Development of resist process for 5-KV multi-beam technology, *Proc. SPIE*, **7271**, 72710R (2009)
- [4] C. Klein, *et al.*, PML2: the maskless multibeam solution for the 22nm node and beyond, *Proc. SPIE*, **7271**, 72710N (2009)
- [5] P. Petric *et al.*, REBL nanowriter: Reflective Electron Beam Lithography, *Proc. SPIE*, **7271**, 727107 (2009)
- [6] Q. Xia, *et al.*, On the integration of memristors with CMOS using nanoimprint lithography, *Proc. SPIE*, **7271**, 727106 (2009)
- [7] C. Brooks *et al.*, Step and flash imprint lithography for manufacturing patterned media, *Proc. SPIE*, **7271**, 72711L (2009)
- [8] D.J. Abdallah, *et al.*, A Novel Resist Freeze Process for Double Imaging, *J. Photopol. Sci. Tech.*, **21**(5), 655, (2008)
- [9] S. Sun, *et al.*, Demonstration of 32nm half-pitch electrical testable NAND FLASH patterns

- using self-aligned double patterning, *Proc. SPIE*, **7274**, 72740D (2009)
- [10] S. Tarutani, *et al.*, Development of materials and processes for double patterning toward 32-nm node 193-nm immersion lithography process, *J. Photopol. Sci. Tech.*, **21**(5), 685, (2008)
- [11] M.C. Smayling, *et al.*, 32nm and below logic patterning using optimized illumination and double patterning, *Proc. SPIE*, **7274**, 72740K (2009)
- [12] C. Fonseca, *et al.*, Advances and challenges in dual-tone development process optimization, *Proc. SPIE*, **7274**, 72740I (2009)
- [13] Y. Anno, *et al.*, Double Patterning Materials for sub-40nm Application, *J. Photopol. Sci. Tech.*, **21**(5), 691, (2008)
- [14] R. Ganesan *et al.* Nonchemically Amplified Resists for Deep-UV lithography, *Proc. SPIE*, **6519**, 65192J (2007)
- [15] I. Nishimura, *et al.*, Non-chemically amplified resists for 193 nm lithography, *Proc. SPIE*, **6923**, 69231C (2008)
- [16] J-Y. Park *et al.*, A New Type of Eco Friendly Resist Based on Nonchemically Amplified System, *J. Polymer Sci. A*, 7534, (2008)
- [17] I. Blakey, *et al.*, Non-CA resists for 193 nm immersion lithography: effects of chemical structure on sensitivity, *Proc. SPIE*, **7273**, 72733X (2009)
- [18] I. Yoneda, Mikami, S. Ota, T. Koshiba, T. Ito, M. Nakasugi, T. H. Tatsuhiko, Study of nanoimprint lithography for applications toward 22nm node CMOS devices, *Proc. SPIE*, **6921**, 692104 (2008)
- [19] Y. Masaki, *et al.*, Impact of Latent Image Quality on Line Edge Roughness in Electron Beam Lithography, *J. Applied Phys.*, **43**, Issue 6B, pp. 3739 (2004)
- [20] O. Wood, *et al.*, Integration of EUV lithography in the fabrication of 22-nm node devices, *Proc. SPIE*, **7271**, 727104 (2009)
- [21] B. S. Meyerson, Semiconductor Technology: A Convergence of Technology and Business Models, Plenary Scission, *SPIE Advanced Lithography* (2009)
- [22] <http://www.semiconductor.net/article/CA6553758.html>
- [23] M. Goldstein, *et al.*, "Extreme-ultraviolet microexposure tool at 0.5 NA for sub-16 nm lithography," *Opt. Lett.*, **33**, 2995-2997 (2008)
- [24] C. Manish, and H., Russ, Reflective Optical System for a photolithography, Scanner Field Projector, *Patent application WO/2008/063825, G02B 27/18* (2006)
- [25] G. Vandentop1, *et al.*, Demonstration of full field patterning of 32 nm test chips using EUVL, *Proc. SPIE*, **7271**, 727116 (2009)
- [26] N. Yukio, Line Edge Roughness in Chemically Amplified Resist: Speculation, Simulation and Application, *J. Photopol. Sci. Technol.*, **18** (4) 457-465, (2005)
- [27] G. Schmid, *et al.*, Understanding Molecular Level Effects during Post Exposure Processing, *Proc. SPIE*, 4345 (2001)
- [28] H. Ito, Chemical Amplification Resists for Microlithography, *Adv. Polym. Sci.*, **172**: 37-245 (2005)
- [29] M. Echigo, D. Oguro, Development of New Phenylcalix[4]resorcinarene, *Proc. SPIE*, **7273** 72732Q-1 (2009)
- [30] R. A. Lawson, C-T Lee, W. Yueh, L. Tolbert, C.L. Henderson, Water Developable Negative Tone Single Molecule Resists: High Sensitivity Non-Chemically Amplified Resists, *Proc. SPIE*, **6923** 69231I-2 (2008)
- [31] S. Hien *et al.*, Collapse behavior of single layer 193 and 157 nm resists: Use of surfactants in the rinse to realize the sub 130 nm nodes, *Proc. SPIE*, 4690 (2002)
- [32] T. I. Wallow, *et al.*, Progress in EUV Photoresist Technology, *Proc. SPIE*, **6533**, 653317 (2007)
- [33] A. Jove, *et al.*, Overcoming Pattern Collapse of Ultra High Resolution Dense Lines Obtained with EUV Resists, *Proc. SPIE*, **5733**, 720 (2005)
- [34] D. Kawamura *et al.*, Pattern Transfer Process Development for EUVL, *Proc. SPIE*, **7273**, 727310-1, (2009)
- [35] J-S. Kim, 32 nm Pattern Collapse Modeling with Radial Distance and Rinse Speed, *Proc. SPIE*, **6519**, 65193Y, (2007)
- [36] B.J. Rice *et al.*, Effects of Processing Parameters on Line Width Roughness, *Proc. SPIE*, **5039**, 384 (2003)
- [37] J. Cobb, *et al.*, "Integration of UTR processes into MPU IC manufacturing flows," *Proc. SPIE*, **4690**, 277-286, (2002)
- [38] R. Gronheid, *et al.*, Using K_{LUP} for Understanding Trends in EUV Resist Performance, *J. Photopol. Sci. Tech.*, **21**(3), 429, (2008)
- [39] E.S. Putna, EUV lithography for 30nm half pitch and beyond: exploring resolution, sensitivity, and LWR tradeoffs, *Proc. SPIE*, **7273**, 72731L (2009)
- [40] T. Kudo *et al.*, Some Non-resist Component Contributions to LER and LWR in 193 nm Lithography, *Proc. SPIE*, **6519**, 651941, (2007)

- [41] D. Kawamura *et al.*, Current benchmarking results of EUV resist at Selete, *Proc. SPIE*, **7140**, 714008, (2008)
- [42] K. Sho *et al.*, Feasibility study of non-topcoat resist for 22nm node devices, *Proc. SPIE*, **7273**, 72733B, (2009)
- [43] K. Yamashita, *et al.*, A Resist Materials study for LWR and Resolution improvement in EUV Lithography, *J. Photopol. Sci. Tech.*, **21**(3), 439,
- [44] G.M Gallatin, Resist Blur and Line Edge Roughness, *Proc of SPIE*, **5754**, 38, (2004)
- [45] S.M. Chang, S.J. Lin, C.A. Lin, J.H. Chen, T.S. Gau, B. J. Lin, P. Veltmanb, R. Hanfoug, E. Slot, M. J. Wieland, and B.J. Kampherbeek, Patterning Fidelity on Low-Energy Multiple-Electron-Beam Direct Write Lithography, *Proc. SPIE*, **6921**, 69211R, (2008)
- [46] H. Levinson, Principles of Photolithography, *SPIE Press*, 2001
- [47] L. Ren, B. Chen, Proximity Effect in Electron Beam Lithography, *Solid State Int. Circuits Tech.*, 579, (2004)
- [48] I. McMackin, W. Martin, J. Perez, K. Selinidis, J. Maltabes, F. Xu., D. J. Resnick, S. V. Sreenivasan, Patterned wafer defect density analysis of step and flash imprint lithography, *J. Vac. Sci. Technol.*, **B 26**, 151 (2008)
- [49] A. Wüest, A. J. Hazelton, G. Hughes, Estimation of Cost Comparison of Lithography Technologies at the 22 nm Half-pitch Node, *Proc. SPIE*, 7271, 72710Y, (2009)
- [50] M. Drapeau, V. Wiaux, E. Hendrickx, S. Verhaegen, T. Machida, Double patterning design split implementation and validation for the 32nm node, *Proc. SPIE*, **6521**, 652109 (2007)
- [51] A. Vanleenhove, D. Van Steenwinckel A litho-only approach to double patterning, *Proc. SPIE*, **6520**, 65202F (2007)
- [52] M. Hori, T. Nagai, A. Nakamura, T. Abe, G. Wakamatsu, T. Kakizawa, Y. Anno, M. Sugiura, S. Kusumoto, Y. Yamaguchi, T. Shimokawa, Sub-40nm Half-Pitch Double Patterning with Resist Freezing Process *Proc. SPIE*, **6923**, 69230H, (2008)
- [53] D. Perret, J. Simon, S. Gaugiran, C. Cutler, T. Cardolaccia, A. Pikon, I. Guerin, C. Lapeyre, S. Derrough, C. Szmanda, P. Trefonas, Materials for double patterning strategies: Development and application, *Micro. Engineering* in press, (2009)
- [54] Haran, B.S., Kumar, L., Adam, L., Chang, J., Basker, Kanakasbapathy, S., Horak D., Fan, S., Chen, J., *et al.* 22 nm Technology Compatible Fully Functional 0.1 μm^2 6T-SRAM Cell," *IEDM Proc.*, p. 625. (2008)
- [55] Woo-Yung Jung *et al.*, "Patterning with amorphous carbon spacer for expanding the resolution limit of current lithography tool," *Proc. SPIE*, 6520-48 (2007)
- [56] C. Bencher *et al.*, "22nm Half-Pitch Patterning by CVD Spacer Self Alignment Double Patterning (SADP)," *Proc. SPIE*, 6924-169 (2007)
- [57] W. Shiu, H.g J. Liu, J.S. Wu, T-L. Tseng, C.Te Liao, C.M. Liao, J. Liu, T. Wang, Advanced self-aligned double patterning development for sub-30-nm DRAM manufacturing, *Proc. SPIE*, **7274**, 72740E (2009)
- [58] <http://www.itrs.net/Links/2008ITRS/Home2008.htm>
- [59] C. Bencher, H. Dai, Y. Chen, ed Design Rule Scaling: Taking the CPU toward the 16nm node, *Proc. SPIE*, **7274**, 72740G-1, (2009)
- [60] A. Carlson, T-J. King Liu, Low-variability negative and iterative spacer processes for sub-30-nm lines and holes, *J. Micro/Nanolith. MEMS MOEMS*, **8**, 1, 011009, (2009)
- [61] C. Fonseca, M. Somervell, S. Scheer, W. Printza, K. Nafusb, S. Hatakeyamab, Y. Kuwahara, T. Niwa, S. Bernard, R. Gronheid, Advances and Challenges in Dual-Tone Development Process Optimization, *Proc. SPIE*, **7274**, 72740I-1, (2009)
- [62] V. M. Prabhu, E. K. Lin., Advanced measurements for photoresist fundamentals, SEMICONDUCTOR FABTECH – 24TH ED. WWW.FABTECH.ORG.
- [63] Andrew J. Hazelton *et al.*, "Predicting lithography costs – guidance for ≤ 32 nm patterning solutions," *Proc. SPIE*, 7028-128 (2008).
- [64] Y. Borodovsky, Advancing Moore's Law with Pitch Division, Sematech Workshop on Novel Extensions to Optical Lithography, San Francisco, Ca, USA 9/12/2007
- [65] C.A. Mack, Someday Chips might be made with X-ray, Until then, Double patterning lithography will be the only Game in Town, *IEEE Spec.*, 47, Nov. (2008)
- [66] S. Lee, J. Byers, K. Jen, P. Zimmerman, B. Rice, N.J. Turro, C. G. Willson., An Analysis of double exposure lithography options, *Proc. SPIE*, **6924**, 69242A-69242A-1 (2008)
- [67] N.A. O'Connor, A. Berro, J.R. Lancaster, X. Gu, S.Jockusch, T.Nagai, T. Ogata, S.Lee, P.Zimmerman,[†] C.G. Willson, N.J. Turro, Toward the Design of a Sequential Two Photon Photoacid Generator for Double Exposure

Photolithography, 5th International Symp. on Immersion Lithography, The Hague, (2008)

[68] R. Bristol, D. Shykind, S. Kim, Y. Borodovsky, E. Schwartz, C. Turner, G. Masson, K. Min, K. Esswein, J.M. Blackwell, N. Suetin, Double-exposure materials for pitch division with 193nm lithography requirements, results, *Proc. SPIE*, **7273**, 727307 (2009)

[69] C.G. Willson, H. Ito et al. Approaches to the design of radiation-sensitive polymeric imaging systems with improved sensitivity and resolution. *J. Electrochem. Soc.* **133**(1), 181 (1983)

[70] C.G. Willson, J.M.J. Frechet, "New UV Resists with Negative or Positive Tone," *Proc. IEEE*, 92-93 (1982)

[71] Ito, Hiroshi ; Willson, C. Grant "Chemical Amplification in the Design of Dry Developing Resist Materials," *Poly Eng. & Sci.*, **23**(18) 1012-1018 (1983)

[72] C.R. Chambers., *Doctorial Thesis, University of Texas, Austin, TX* (2005)

[73] P.I. Tattersall, D. Breslin, S.M. Grayson, W.H. Heath, K. Lou, C.L. McAdams, D. McKean, B. Rathack, C.G. Willson., Synthesis and Properties of diazopiperidones for use in Nonchemically Amplified Deep UV Photoresists, *Chem. Mater.*, **16**, 1770, (2004)

[74] T. Ito, A. Terao, Y. Inao, T. Yamaguchi and N. Mizutani, Photo-deprotection Resist Based on Photolysis of o-Nitrobenzyl Phenol Ether; Challenge to half-pitch 22 nm using Near-field Lithography, *Proc. SPIE*, **6519**, 65190J-1 (2007)

[75] White Paper on ArF excimer lasers, *Bringing 45nm Photolithography To Production*, <http://www.cymer.com>

[76] R. Dammel, Diazonaphthoquinone- Based Resists, *SPIE Press*, Bellingham, WA (1993)

[77] C.G. Willson, L.F. Thompson, M.J. Bowden, Introduction to Microlithography, *American Chemical Society*, Wash. DC, (1993)

[78] H Ito, R. Schwalm, Thermally developable, positive resist systems with high sensitivity. *J. Electrochem. Soc.*, **1989**;136(1):241-5.

[79] H. Ito, C.G. Willson, Chemical amplification in the design of dry developing resist materials, *Pol. Eng. Sci.*, **23** (18) 1012 – 1018 (2004)

[80] Gipstein E, Moreau W, et al. The synthesis and evaluation of cyclic olefin sulfone copolymers and terpolymers as electron beam resists. *J. Appl. Polym. Sci.*, **1977**;21(3):677-88.

[81] J.H. Park, J.M. Yun, J-B. Kim, A New Type of Eco Friendly Resist Based on Nonchemically Amplified System, *J. Polym. Sci. A*, 467534, (2008)

[82] H. Tanabe, G. Yoshizawa, Y. Liu, V.L. Tolani, K. Kojima, N. Hayashi LER transfer from a mask to wafers, *Proc. SPIE*, **6607**, 66071H (2007)

[83] M. D. S. Eric L. Snow, K.A. Goldberg, P. Naulleau, H. Cao, M. Chandhok, A. Liddle, E. Anderson, J. Bokor, EUV resist imaging below 50 nm using coherent spatial filtering techniques, *Proc. SPIE*, 5374, (2004)

[84] A.E. Grigorescu, M.C. van der Krogt, C.W. Hagen, Sub-10-nm structures written in ultra-thin HSQ resist layers using electron-beam lithography, *Proc. SPIE*, **6519**, 65194A (2007)

[85] P. A. Zimmerman, J. Byers, B. Rice, C. K. Ober, E.P. Giannelis, R. Rodriguez, D. Wang, N. O'Connor, X. Lei, N. J. Turro, V. Liberman, S. Palmacci, M. Rothschild, N. Lafferty, B. W. Smith, Development and evaluation of 193nm immersion generation-three fluid candidates, *Proc. SPIE*, **6923**, 69230A (2008)

[86] J. Stowers, D.A. Keszler, High resolution, high sensitivity inorganic resists, *Micro. Eng.* (2009)