## Extraordinary electroconductance in metal-semiconductor hybrid structures

Yun Wang,<sup>1</sup> A. K. M. Newaz,<sup>1</sup> Jian Wu,<sup>1</sup> S. A. Solin,<sup>1,a)</sup> V. R. Kavasseri,<sup>2,3</sup> N. Jin,<sup>2,3,4</sup> I. S. Ahmed,<sup>2,3</sup> and I. Adesida<sup>2,3,4</sup>

<sup>1</sup>Department of Physics and Center for Materials Innovation, Washington University in St. Louis, [Brookings Drive, St. Louis, Missouri 63130, USA

<sup>2</sup>Center for Nanoscale Science and Technology, Micro and Nanotechnology Laboratory, University of Illinois, Urbana, Illinois 61801, USA

<sup>3</sup>Department of Electrical and Computer Engineering, University of Illinois, Urbana, Illinois 61801, USA <sup>4</sup>Department of Materials Science and Engineering, University of Illinois, Urbana, Illinois 61801, USA

(Received 21 February 2008; accepted 12 June 2008; published online 2 July 2008)

We report the phenomenon of extraordinary electroconductance in microscopic metal-semiconductor hybrid structures fabricated from GaAs epitaxial layer and a Ti thin film shunt. Four-lead Van der Pauw structures show a gain of 5.2% in electroconductance under +2.5 kV/cm with zero shunt bias. The increase in the sample conductance results from the thermionic field emission of electrons and the geometrical amplification. A model provides good agreement with the experimental data and clearly demonstrates the geometry dependence of the field effect in extraordinary electroconductance (EEC). The differences between EEC devices and field effect transistors, such as junction field effect transistor (FET) and Schottky barrier gate FET, are discussed. © 2008 American Institute of Physics. [DOI: 10.1063/1.2955503]

Electrical transport in any device depends on both the physical or intrinsic properties such as the carrier concentration, etc., and the extrinsic geometric properties such as the shape of the device, etc.<sup>1</sup> Normally, transport studies focus on the physical properties and samples are designed to minimize the geometric contributions. However, Solin *et al.* have shown that by careful design, the geometric contributions can be made dominant and have demonstrated a class of EXX phenomena, where E=extraordinary and, to date, XX=magnetoresistance,<sup>2,3</sup> piezoconductance,<sup>4,5</sup> and optoconductance.<sup>6,7</sup> Here we report another type of EXX phenomenon, extraordinary electroconductance (EEC), which is based on the geometric amplification of the physical properties of a Schottky interface using a metal-semiconductor hybrid (MSH) structure.

The MSH structures were fabricated from a 2 in. (100) GaAs substrate (resistivity  $\rho > 1 \times 10^{15} \Omega$  m, thickness  $t=350 \ \mu m$ ) with an epitaxially grown Si-doped *n*-GaAs laver ( $N_D = 4 \times 10^{17}$  cm<sup>-3</sup>, t = 200 nm). Four equally spaced Au/Ge Ohmic leads are surface deposited on the periphery of the mesa disk. A circular opening 100 nm in depth was patterned concentrically on the GaAs mesa and a disk-shaped Ti thin film (t=50 nm) was deposited. An additional 50 nm Au/Ge was deposited as a current shunt. With deliberate control of the metal deposition rate and surface passivation, a Schottky barrier was formed at the interface. To apply the electric field directly, a pair of thin metal plates are built into the device. One, made of Au/Ge, was deposited on top of the shunt metal with a layer of  $Si_3N_4$  (t=1  $\mu$ m) in between, while the other was obtained by metallizing the bottom surface of the substrate. Two sets of devices with different mesa radius, 100 and 60  $\mu$ m, are studied. Figures 1(a) and 1(b) show the sample structure. In this study, a four-point ac lock-in measurement was used with current passing through leads 1 and 4 (common ground) and the voltage sensing between leads 2 and 3. The external field is in the range  $-2.5 \text{ kV/cm} \le E \le +2.5 \text{ kV/cm}$ .

For a MS system with  $5 \times 10^{16} \text{ cm}^{-3} \leq N_D \leq 5 \times 10^{17} \text{ cm}^{-3}$ , thermionic field emission dominates current transport across the interface at room temperature.<sup>8</sup> The total current density can be expressed as,  $I = I_s [\exp(qV/nkT) - 1]$ , where  $I_s$  is the saturation current which is a complicated



FIG. 1. Panels (a) and (b) are Schematics, of the top view and side view of an EEC device, respectively with  $R=100 \ \mu \text{m}$  and  $r=50 \ \mu \text{m}$ . Panel (c) is the room temperature *I-V* characteristic of the Schottky interface. Inset: ideal factor *n* from a typical EEC device, an ideal Schottky diode, A and a Schottky diode with a thick oxide interfacial layer, B. (A and B are adapted from Ref. 11). The lines are guides to the eye.

<sup>&</sup>lt;sup>a)</sup>Electronic mail: solin@wustl.edu.



FIG. 2. Main panel shows the room temperature four-lead resistance of a sample with  $R=100 \ \mu\text{m}$  and  $\alpha = \frac{1}{16}$  under for  $-2.5 \ \text{kV/cm} \leq E \leq +2.5 \ \text{kV/cm}$ . The symbols have the following designations:  $V_B = -0.4 \ \text{V}$ ,  $\blacklozenge$ ;  $-0.2 \ \text{V}$ ,  $\triangle$ ;  $0 \ \text{V}$ ,  $\bigstar$ ;  $+0.2 \ \text{V}$ ,  $\bigcirc$ ;  $+0.4 \ \text{V}$ ,  $\bigcirc$ ;  $-0.2 \ \text{V}$ ,  $\triangle$ ;  $0 \ \text{V}$ ,  $\bigstar$ ;  $+0.2 \ \text{V}$ ,  $\bigcirc$ ;  $-0.4 \ \text{V}$ ,  $\bigcirc$ ;  $-0.2 \ \text{V}$ ,  $\triangle$ ;  $0 \ \text{V}$ ,  $\bigstar$ ;  $+0.2 \ \text{V}$ ,  $\bigcirc$ ;  $-0.4 \ \text{V}$ ,  $\bigcirc$ ;  $-0.2 \ \text{V}$ ,  $\triangle$ ;  $0 \ \text{V}$ ,  $\diamondsuit$ ;  $+0.2 \ \text{V}$ ,  $\bigcirc$ ;  $-0.2 \ \text{V}$ ,  $\triangle$ ;  $0 \ \text{V}$ ,  $\diamondsuit$ ;  $+0.2 \ \text{V}$ ,  $\bigcirc$ ;  $-0.4 \ \text{V}$ ,  $\bigcirc$ ;  $-0.2 \ \text{V}$ ,  $\triangle$ ;  $0 \ \text{V}$ ,  $\diamondsuit$ ;  $+0.2 \ \text{V}$ ,  $\bigcirc$ ;  $-0.4 \ \text{V}$ ,  $\bigcirc$ ;  $-0.2 \ \text{V}$ ,  $\triangle$ ;  $0 \ \text{V}$ ,  $\diamondsuit$ ;  $+0.2 \ \text{V}$ ,  $\bigcirc$ ;  $-0.4 \ \text{V}$ ,  $\bigcirc$ ;  $-0.2 \ \text{V}$ ,  $\triangle$ ;  $0 \ \text{V}$ ,  $\diamondsuit$ ;  $+0.2 \ \text{V}$ ,  $\triangle$ ;  $+0.4 \ \text{V}$ ,  $\Box$ .

function of barrier height, semiconductor properties, and temperature. The ideal factor for the Schottky interface is defined as  $n \equiv (q/kT)[\partial V/\partial(\ln I)]$ .

The deviation of the real Schottky interface from the ideal can be attributed to many effects, such as electron trapping and recombination,<sup>9</sup> barrier inhomogeneities,<sup>10</sup> interfacial oxide layer,<sup>11</sup> image force lowering,<sup>12</sup> and series resistance.<sup>13</sup> In a two-terminal Schottky *I-V* measurement, comparing to an ideal Schottky diode, the EEC device has a larger series resistance arising from the uncovered annulus shaped GaAs region between leads 5 and 4. This excess series resistance and the possible presence of a thin oxide layer at the GaAs-Ti interface contribute to the nonideal behavior of the MS interface. The main panel of Fig. 1(c) shows the I-V characteristic of the Schottky interface while the inset compares the factor n of a typical EEC device with an ideal Schottky diode A and nonideal diode B with a thick oxide interfacial layer. According to Ellis and Barnes,<sup>13</sup> the equivalent circuits of a real Schottky diode, such as EEC devices, can be represented by two ideal diodes in parallel, each with associated series resistance. In fact, from the inset of Fig. 1(c), the ideal factor of the EEC is approximately a linear combination of those of samples A and B. Detailed discussion of this point will be provided elsewhere.<sup>14</sup>

The main panel of Fig. 2 shows the field dependence of the device resistance under a series of shunt biases from -0.4 to +0.5 V between leads 5 and 4. The sample resistance is a function of both the external electric field E and shunt bias  $V_B$ , i.e.,  $R(E, V_B)$ . Under a constant  $V_B$ , the resistance monotonically decreases as E increases and there is a one-to-one correspondence between R and E. On the other hand, for a fixed E, the resistance is substantially decreased when  $V_B > +0.2$  V, as the forward shunt bias diminishes the depletion region<sup>15</sup> at the MS interface. The inset of Fig. 2 shows the device sensitivity, defined as -(1/R)(dR/dE), with respect to E as a function of  $V_B$ . The maximum sensitivity, ~4% cm/kV, is obtained at -0.3 kV/cm. Note that for E >-1 kV/cm, the sensitivity of this device is independent of  $V_{B}$ . With our current measurement setup, for E=2 kV/cm, a 0.7% change in field intensity can be detected.

Similar to other EXX entities, geometry plays an important role in the transport properties of the EEC device. For a Van der Pauw disk structure, we define a parameter  $\alpha$ 



FIG. 3. The geometry dependence of the EEC effect. The symbols correspond to  $16\alpha=1, \oplus; 5, \Box; 10, \blacktriangle; 14, \triangle$ . The mesa radius for each device is 100  $\mu$ m.

as the ratio of the shunt radius to the mesa radius, i.e.,  $\alpha = R_{\text{shunt}}/R_{\text{mesa}}$ . The room temperature EEC is defined to be the percentage change in sample conductance  $G = I_{14}/V_{23}$  with and without an external electric field,

$$EEC(E,\alpha) = |G(E,\alpha) - G(0,\alpha)| / [G(0,\alpha)] \times 100\%.$$
(1)

Figure 3 shows the calculated EEC for four different devices with a fixed 100  $\mu$ m mesa radius and  $\alpha$  of  $\frac{1}{16}$ ,  $\frac{5}{16}$ ,  $\frac{10}{16}$ , and  $\frac{14}{16}$ . The device with  $\alpha = \frac{1}{16}$  exhibits the largest EEC effect in both forward and reverse field bias and the largest EEC effect, ~5.2%, is obtained at a field of 2.5 kV/cm. As  $\alpha$  decreases, the EEC increases. Since mesoscopic effects will prevent divergence of the EEC it must have a maximum at reduced  $\alpha$ . We have not yet determined that maximum due to the feature size limitation (~5  $\mu$ m) of our optical lithography. This determination will be made with future devices fabricated with e-beam lithography.

Traditionally, the *p*-*n* junction field effect transistor<sup>16</sup> (JFET) and the Schottky barrier gate FET (MESFET) (Ref. 17) were studied under reverse bias. The reverse gate voltage controls the depletion thickness at the junction and thus modulates the conductivity of the electron channel. EEC distinguishes itself from the FET-like devices by the forward field effect. Without a proper modification of the FET structure, the forward bias effect cannot be studied due to the additional current injection from metal to semiconductor, which is inseparable from the pure field effect. In the EEC structure, a 1  $\mu$ m thick Si<sub>3</sub>N<sub>4</sub> dielectric thin film is included between the top electrode and the metal shunt for this purpose. Under a bias of *V<sub>B</sub>*, the depletion width is given by <sup>18</sup>

$$W = \sqrt{\frac{2\varepsilon_s}{qn} \left( V_{\rm in} - V_B - \frac{kT}{q} \right)},\tag{2}$$

where  $\varepsilon_s$  is the permittivity,  $V_{in}$  is the built-in voltage, and the other parameters have their usual meanings. This yields W=31.5 nm for our devices with  $V_{in}=0.3$  V and  $V_B=0$ . Under a forward field, the depletion is thinned and more thermally excited electrons can tunnel through the barrier near the top from semiconductor to metal. The Ti and Au/Ge thin films act as both a Schottky gate and a current shunt. By providing an alternative route for electrons traveling from semiconductor to metal, current paths are not restricted to the conducting channels shaped by the depletion as in FET devices. This contributes significantly to the geometry dependence of the EEC effect.



FIG. 4. Inset: schematics of the two-layer EEC structure under reverse bias. Main panel: the solid lines are fits of Eq. (3) to experiment for samples with  $R=60 \ \mu\text{m}$  under reverse bias. The symbols correspond to the observed resistances adjusted by  $R_C$  ( $\alpha$ ) with  $[16\alpha, R_C(\alpha)] = (1, 10.92 \ \Omega)$ ,  $\blacksquare$ ; (2, 20.45  $\Omega$ ),  $\Box$ ; (3, 12.69  $\Omega$ ),  $\bullet$ ; (4, 6.09  $\Omega$ ),  $\bigcirc$ ; (5, 11.23  $\Omega$ ),  $\blacktriangle$ ; (6, 13.63  $\Omega$ ),  $\triangle$ ; (7, 12.02  $\Omega$ ),  $\blacktriangledown$ ; (8, 9.39  $\Omega$ ),  $\bigtriangledown$ ; (9, 7.81  $\Omega$ ),  $\blacklozenge$ ; (10, 6.91  $\Omega$ ),  $\diamondsuit$ ; (11, 13.22  $\Omega$ ), []; (12, 9.16  $\Omega$ ),  $\triangleleft$ ; (13, 10.97  $\Omega$ ),  $\blacktriangleright$ ; (14, 13.39  $\Omega$ )  $\triangleright$ .

On the other hand, under zero applied electric field and direct reverse bias across leads 5 and 4, a configuration we label as the FET testing mode, the EEC sensor behaves as a JFET. In an analytical model we developed, a GaAs annulus, with the central hole corresponding to the depletion region, and a homogenous GaAs cylinder are connected in parallel. The inset of the Fig. 4 shows the three-dimensional schematics of the two-layer model. The total resistance can be expressed as,

$$\frac{1}{R(\alpha, V_B)} = \frac{1}{R_{\text{top}}(\alpha, V_B)} + \frac{1}{R_{\text{bottom}}(\alpha, V_B)},$$
(3)

where  $R_{\text{top}} = \frac{1}{\pi \sigma w} \sum_{\substack{n=1\\ 1\neq 0}}^{\infty} \{ [2(1+\alpha^{2n})/(1-\alpha^{2n})] - [(1+\alpha^{4n})/(1-\alpha^{4n})] \} (1/n)(-1)^{n+1}, \substack{n=1\\ 1\neq 0} \}$  and, with  $\alpha = 0$ ,  $R_{\text{bottom}} = [\ln 2/\pi \sigma (t-W)]$ . The model assumes sidewall contacting of the voltage and current probes whereas the devices use surface contacts. This necessitates the introduction of one adjustable offset parameter  $R_C(\alpha)$ , so that the calculated effective resistance is

$$R_{\rm eff}(\alpha, V_B) = R(\alpha, V_B) + R_C(\alpha). \tag{4}$$

For clarity of presentation, the main panel of Fig. 4 compares  $R(\alpha, V_B)$  (solid lines) and  $[R_{obs}-R_C(\alpha)]$  (symbols), where  $R_{obs}(\alpha, V_B) = V_{23}/I_{14}$ . The model provides a very good fit to the data for various values of  $V_B$  and  $\alpha$ . The values of  $R_C(\alpha)$  are given in the figure caption. Further details of the model will be discussed elsewhere.<sup>14</sup>

Under the FET testing mode, the key difference between EEC and JFET/MESFET comes from the device geometry. In both JFET and MESFET, the gate has a fixed dimension and covers the major area of the conducting channel. However, in the case of EEC, the Ti shunt, equivalent to the gate in the FETs, has a variable area and the ratio  $\alpha$  ranges from

 $\frac{1}{16}$  to  $\frac{14}{16}$ . With 20  $\mu$ A alternating current from leads 1 to 4, the device operates in the linear regime. Due to the special structure of EEC devices, there is no pinch off effect.<sup>16</sup> Under reverse bias, the radius of the depletion region in the semiconductor coincides with that of the shunt. Suppose enough bias is applied and the semiconductor thin film under the shunt is totally depleted, electrons can still travel in the annulus shaped semiconductor surrounding the depletion. Under the above conditions, the geometry dependence of the resistance in a FET-like device can now be demonstrated in terms of the "gate" sizes.

In conclusion, we have demonstrated the proof of principle of EEC in GaAs–Ti thin film MSH. The geometry dependence of the device resistance and the dual role of the Schottky metal, i.e., gate in the FET testing mode and current shunt in direct field sensing, distinguish EEC from the JFET and MESFET structures. The inclusion of the dielectric layer of Si<sub>3</sub>N<sub>4</sub> makes the forward bias study of a Schottky interface possible. An individual EEC device could function as an electric field sensor. Arrays of such sensors could be used for biological applications. For example, by scaling to the nano regime, an EEC sensor array could, in principle, produce a real time image of the charge distribution on a single cell surface.

We thank L. R. Ram-Mohan for useful discussions. This work is supported by the US NIH under Grant No. 1U54CA11934201 and by the US NSF under Grant No. ECCS-0725538. SAS is a co-founder of and has a financial interest in PixelEXX, Inc. a start-up company whose mission is to market EXX imaging arrays.

- <sup>1</sup>R. S. Popovic, *Hall Effect Devices* (Adam Hilger, Bristol, 1991).
- <sup>2</sup>S. A. Solin, D. R. Hines, T. Thio, and J. Heremans, Science **289**, 1530 (2000).
- <sup>3</sup>S. A. Solin, D. R. Hines, J. S. Tsai, Yu. A. Pashkin, S. J. Chung, N. Goel, and M. B. Santos, Appl. Phys. Lett. 80, 4012 (2002).
- <sup>4</sup>A. C. H. Rowe, D. R. Hines, and S. A. Solin, Appl. Phys. Lett. **83**, 1160 (2003).
- <sup>5</sup>A. C. H. Rowe and S. A. Solin, Phys. Rev. B **71**, 235323 (2005).
- <sup>6</sup>K. A. Wieland, Y. Wang, L. R. Ram-Mohan, S. A. Solin, and A. M. Girgis, Appl. Phys. Lett. 88, 052105 (2006).
- <sup>7</sup>K. A. Wieland, Y. Wang, S. A. Solin, A. M. Girgis, and L. R. Ram-Mohan, Phys. Rev. B **73**, 155305 (2006).
- <sup>8</sup>S. Dushman, Rev. Mod. Phys. **2**, 381 (1930).
- <sup>9</sup>W. Schockley and W. T. Read, Phys. Rev. 87, 835 (1952).
- <sup>10</sup>S. Chand and J. Kumar, Semicond. Sci. Technol. **12**, 899 (1997).
- <sup>11</sup>K. Maeda, H. Ikoma, K. Sato, and T. Ishida, Appl. Phys. Lett. **62**, 2560 (1993).
- <sup>12</sup>S. M. Sze, C. R. Crowell, and D. Kahng, J. Appl. Phys. 35, 2534 (1964).
- <sup>13</sup>J. A. Ellis and P. A. Barnes, Appl. Phys. Lett. **76**, 124 (2000).
- <sup>14</sup>A. K. M. Newaz, Y. Wang, J. Wu, S. A. Solin, V. R. Kavasseri, I. S. Ahmed, and I. Adesida (unpublished).
- <sup>15</sup>R. B. Pierret, "Semiconductor Device Fundamentals," 200 (1996).
- <sup>16</sup>W. Shockley, Proc. IRE **40**, 1365 (1952).
- <sup>17</sup>C. A. Mead, Proc. IEEE **54**, 307 (1966).
- <sup>18</sup>S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed. (Wiley, New York, 1981), p. 248.
- <sup>19</sup>T. Zhou, S. A. Solin, and D. R. Hines, J. Magn. Magn. Mater. **226**, 1976 (2001).
- <sup>20</sup>C. Wolfe, G. Stillman, and J. A. Rossi, Solid State Technol. **199**, 2 (1972).