

Vol. 21 • No. 16 • August 23 • 2011

[www.afm-journal.de](http://www.afm-journal.de)

# ADVANCED FUNCTIONAL MATERIALS

# Fabrication of Releasable Single-Crystal Silicon–Metal Oxide Field-Effect Devices and Their Deterministic Assembly on Foreign Substrates

Hyun-Joong Chung, Tae-il Kim, Hoon-Sik Kim, Spencer A. Wells, Sungjin Jo, Numair Ahmed, Yei Hwan Jung, Sang Min Won, Christopher A. Bower, and John A. Rogers\*

A new class of thin, releasable single-crystal silicon semiconductor device is presented that enables integration of high-performance electronics on nearly any type of substrate. Fully formed metal oxide–semiconductor field-effect transistors with thermally grown gate oxides and integrated circuits constructed with them demonstrate the ideas in devices mounted on substrates ranging from flexible sheets of plastic, to plates of glass and pieces of aluminum foil. Systematic study of the electrical properties indicates field-effect mobilities of  $\approx 710 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , subthreshold slopes of less than  $0.2 \text{ V decade}^{-1}$  and minimal hysteresis, all with little to no dependence on the properties of the substrate due to bottom silicon surfaces that are passivated with thermal oxide. The schemes reported here require only interconnect metallization to be performed on the final device substrate, which thereby minimizes the need for any specialized processing technology, with important consequences in large-area electronics for display systems, flexible/stretchable electronics, or other non-wafer-based devices.

## 1. Introduction

Single-crystal silicon holds a dominant position in microelectronics, due to its remarkably attractive set of properties for transistors and other semiconductor devices. This circumstance continues to motivate research into methods for using silicon in ways that avoid constraints in size, geometry, mechanics, and/or cost structures set by conventional, wafer-based implementations. The most prominent example is in thin-film electronics on glass, where amorphous silicon serves as the semiconductor for switching transistors in large-area backplanes for liquid-crystal displays, or as the precursor to large-grained polycrystalline silicon for similar, but more demanding, applications.<sup>[1]</sup> In these cases, deposition and related processing steps occur at tempera-

tures that are compatible with glass, sometimes in ways that can also be extended for use with flexible sheets of plastic or other more unusual substrates.<sup>[2]</sup> A second, and conceptually different approach uses micro/nanostructures of monocrystalline silicon formed at high temperatures, and then subsequently assembled into organized arrays at low temperatures on substrates of interest.<sup>[3–7]</sup> Although many important systems can be achieved with these two schemes, neither has been used to produce high-performance devices that incorporate gate dielectrics formed by thermal oxidation, due to the constraints associated with the high temperatures required for this process ( $>1000 \text{ }^\circ\text{C}$ ). This limitation represents a serious shortcoming because it precludes the use of the exceptionally high-quality interfaces between silicon and thermal oxide (tg-SiO<sub>2</sub>). The electronic defect density at and near this interface is, in fact, lower than that for any other known gate dielectric for silicon, resulting in optimal transistor performance.<sup>[8–11]</sup> Another drawback of previous approaches is that most of the device and circuit processing occurs on the final substrate, thereby adding cost and complexity in tooling, especially for large-area applications.

Here we report ideas that enable silicon electronics with tg-SiO<sub>2</sub> dielectrics to be integrated onto arbitrary substrates, in a manner that also separates all aspects of individual device fabrication (e.g., contact doping, metallization, interconnection for small-scale circuit blocks, etc.) from their incorporation into systems. The approach extends schemes that use micro/

Dr. H.-J. Chung,<sup>[†]</sup> Dr. T.-i. Kim,<sup>[†]</sup> H.-S. Kim, S. A. Wells, Dr. S. Jo  
Department of Materials Science and Engineering  
University of Illinois at Urbana-Champaign  
Urbana, IL 61801, USA

N. Ahmed  
Department of Mechanical Science and Engineering  
Center for Nanoscale Chemical-Electrical-Mechanical  
Manufacturing Systems  
University of Illinois at Urbana-Champaign  
Urbana, IL 61801, USA

Y. H. Jung, S. M. Won  
Department of Electrical and Computer Engineering  
University of Illinois at Urbana-Champaign  
Urbana, IL 61801, USA


Dr. C. A. Bower  
Semprius Inc.  
4915 Prospectus Dr., Suite C, Durham, NC 27713, USA

Prof. J. A. Rogers  
Department of Materials Science and Engineering  
Chemistry, Science and Engineering, Electrical, and Computer  
Engineering  
Beckman Institute for Advanced Science and Technology, and Frederick  
Seitz Materials Research Laboratory  
University of Illinois at Urbana-Champaign  
Urbana, IL 61801, USA  
E-mail: jrogers@illinois.edu

[†] H.-J.C and T.-i.K. contributed equally to this work.

DOI: 10.1002/adfm.201100124

nanostructures of silicon released from wafers as a starting point for device/circuit processing,<sup>[6,7]</sup> by replacing the silicon with thin, specialized silicon–metal oxide semiconductor field-effect transistors (MOSFETs) and microscale circuit elements, all with tg-SiO<sub>2</sub> dielectrics. Transfer printing allows these microcomponents to be distributed into arbitrary layouts over large or small areas, on nearly any substrate type or size. A final interconnection step yields functional systems. The field-effect mobilities, densities of interface traps, subthreshold behaviors, and other characteristics of MOSFETs achieved on thin plastic substrates in this manner significantly exceed those of previous demonstrations. This fabrication sequence has some conceptual similarities with ones that rely on fluidic assembly,<sup>[3,4]</sup> and robotic pick-and-place manipulation of miniature integrated circuit blocks and of assembly of chiplets derived from foundry-processed silicon-on-insulator (SOI) wafers.<sup>[12]</sup> A key difference is that the devices reported here have thicknesses several to more than ten times smaller than those required for circuit blocks or chiplets, which thereby renders them compatible with the techniques of transfer printing and with simple, planar processes for interconnect metallization. The schemes reported here also terminate all exposed silicon surfaces with tg-SiO<sub>2</sub>, thereby imparting robust operation and performance that is nearly independent of device substrate.



**Figure 1.** Schematic illustration of steps for fabricating thin, microscale MOSFETs, releasing them from the wafer substrate and then assembling them onto a flexible substrate by transfer printing, including a) forming and isolating n<sup>+</sup>-p-n<sup>+</sup> junctions on the top device layer of an SOI wafer; b) growing a thermal oxide as a gate dielectric, followed by defining source, drain and gate metallization to complete the MOSFETs; c) depositing a uniform, protecting (i.e., passivation) layer on top of the devices; d) RIE etching to define anchors and supporting structures, followed by anisotropic, wet-chemical undercut etching (TMAH) to release the structures in a suspended state above the underlying substrate; e) selectively releasing a single device onto the surface of a PDMS stamp; f) transfer printing onto a flexible substrate, followed by the removal of the passivation layer.

## 2. Results and Discussion

### 2.1. Techniques for Fabrication and Assembly of Silicon Devices

The schematic illustrations in **Figure 1a–f** show steps for fabricating thin MOSFETs on an SOI wafer, followed by deterministic assembly onto a receiver substrate by transfer printing. The SOI consists of a handle wafer with (111) orientation, a buried layer of silicon dioxide (BOX; 1 μm thick), and a top layer of p-type Si with (100) orientation (≈2 μm thick). This type of wafer is unusual, and designed specially for the present purposes due to its favorable characteristics for 1) electronic transport in (100) silicon for MOSFETs and 2) anisotropic etching of (111) silicon for release. The first step in the fabrication involves heavy n-type doping (n<sup>+</sup>) with a solid source of phosphorus (1000 °C, 10 min) in lithographically patterned geometries to define n<sup>+</sup>-p-n<sup>+</sup> junctions for arrays of transistors or collections of them designed for logic gates. Reactive-ion etching (RIE) then removes unwanted regions of the top silicon layer to isolate the devices. Dry oxidation at 1100 °C for 1 hour induces conformal growth of a layer of SiO<sub>2</sub> (≈90 nm thick) on the exposed surfaces of the silicon (**Figure 1a**). Etching openings through this layer

in the n<sup>+</sup> regions with HF provides electrical access for source and drain (S and D) electrodes patterned on top. The metals for S, D, and gate (Cr; 250 nm thick) are then deposited and patterned in a single step to form a coplanar transistor structure (**Figure 1b**). Next, plasma-enhanced chemical-vapor deposition (PECVD) forms a conformal layer of Si<sub>3</sub>N<sub>4</sub> (800 nm) uniformly across the area of the wafer (**Figure 1c**). A photopatterned metal layer (Cr; 200 nm thick) serves as a hard mask for dry etching to form openings through the Si<sub>3</sub>N<sub>4</sub> and BOX layers and to expose the underlying (111) handle wafer to a depth of ≈2 μm (**Figure 1d**). This process defines the lateral geometries of the devices/logic gates as well as structures (i.e., anchors) at their edges to maintain contact with the handle wafer even after complete undercut etching. After removing the sacrificial metal layer, immersion of the wafer in a boiling aqueous solution of tetramethyl ammonium hydroxide (TMAH; 25% diluted in water) etches the handle anisotropically, such that the etch front proceeds along the Si <110> directions. A complete undercut prepares the devices for release, and assembly by transfer printing. The long axes of the anchors lie along the <111> direction of the handling wafer, to leave the devices freely suspended, with edges tethered to the handle only at selected

locations. The etch time depends on the widths of the devices;  $\approx 90$  minutes is sufficient for 180- $\mu\text{m}$  widths.

An important feature of the device design is that the bottom surfaces of the silicon are passivated with the BOx. As a result, the electronic properties are insensitive to the characteristics of the final substrate. The assembly involves transfer-printing procedures described elsewhere,<sup>[7]</sup> in which contact of the devices with a patterned stamp (polydimethylsiloxane; PDMS) and then rapid retraction of the stamp leads to fracture at the anchors (Figure 1e; shown in Supporting Information S1) and removal of the devices from the SOI wafer. Bringing the stamp, with devices supported on its surface, into contact with a target substrate that has an adhesive material coated on its surface, followed by removal of the stamp and etching the  $\text{Si}_3\text{N}_4$  completes the assembly process (Figure 1f). As a final step, metal interconnects and/or probing pads to these devices can be formed using conventional, planar processing or printing techniques. Details are in the Supporting Information (Figure S2 and movie M1, M2).

Optical microscopy images appear in Figure 2a–d. Figure 2a shows two isolated  $n^+p\text{-}n^+$  junctions after oxidation, which corresponds to the cartoon in Figure 1a. Figure 2b reveals the structure after etching the vertical trenches (Figure 1d). The black regions reveal the etched (111) handle wafer. The S/D and gate metals cover part of the  $n^+$ -Si regions and the entire p-Si areas, respectively. The four small squares in the S/D metal are the contact holes etched through the gate oxide layer. Figure 2c shows two suspended devices spanning over the handle wafer, after etching with TMAH (cf. Figure 1e). The variation in color across the  $\langle 110 \rangle$  axis arises from slight bowing of the devices. Finally, Figure 2d shows two devices after transfer printing onto a polyimide (PI) substrate (Figure 1f).

The anisotropic TMAH etching process is a critically important aspect of the fabrication. Cross-sectional scanning electron microscopy (SEM) images in Figure 2e reveal additional

features. Here, the etch fronts propagate through the  $\langle 110 \rangle$  direction of the (111) handle wafer (trench depth appears larger than the one defined by RIE ( $\approx 2 \mu\text{m}$ ) due to i) misorientation in the handle wafer and ii) weak anisotropy of TMAH; the ratios of etching rates for the (111) and (100) planes are  $\approx 0.02 - 0.08$ <sup>[13]</sup>). The BOx layer serves as a barrier to the etchant, thereby protecting the undersides of the devices; the  $\text{Si}_3\text{N}_4$  protects the top surface. The anisotropy of the etch leaves the anchor structures connected to the handle wafer along straight, unetched regions of silicon. The tilted view in Figure 2f shows suspended, fully undercut devices ready for release onto a stamp.


Devices formed in this way incorporate a high quality, thermal oxide as the gate dielectric. Alternative schemes can retain this advantage, and at the same time provide other processing options. For example, anisotropic etching and transfer printing steps can occur immediately after thermal oxidation. In this case, the S, D, and gate metallization can be defined on the target, device substrate, after printing. This method corresponds to performing the processes in Figure 1b after finishing steps through Figure 1f. This sequence has the advantage that the choice of metal is not limited by its compatibility with other steps, thereby offering potential value in specialized applications, such as those in biomedical devices or high-speed circuits, where the selection of metal can be critically important. A disadvantage, of course, is that the processing must be compatible, in terms of both materials and cost considerations, with the final device substrate.

## 2.2. Transferred MOSFET Properties

Figure 3 provides electrical characterization data for a representative n-type MOSFET printed onto a PI substrate (KAPTON; 25  $\mu\text{m}$  thick). The nominal channel length ( $L$ ) and width ( $W$ ) are 20 and 150  $\mu\text{m}$ , respectively, as defined by the photolithography. The transfer characteristics, consisting of output drain current ( $I_D$ ) as a function of input gate bias ( $V_G$ ) for drain voltage ( $V_D$ ) values of 0.1, 2.1, and 4.1 V, appear in both logarithmic (solid) and linear (short dash) scales in Figure 3a. The transconductance,  $g_m = (\partial I_D / \partial V_G)|_{V_D}$ , is also plotted for  $V_D = 0.1$  V. The field-effect mobility  $\mu_{FE}$  can be obtained from the  $g_m$  according to Equation (1)<sup>[14]</sup>

$$\mu_{FE} = \frac{L_{eff} g_m}{WC_{ox} V_D} \Big|_{V_D \rightarrow 0} \quad (1)$$

where  $C_{ox}$  is the capacitance of the gate oxide and  $L_{eff}$  is the effective channel length. By using the measured thickness of 90 nm and known dielectric coefficient of  $\text{SiO}_2$ , 3.9, the value of  $C_{ox}$  is 38.4 nF  $\text{cm}^{-2}$ . The  $\mu_{FE}$  values are a function of  $V_G$  because the electron mobility in the inversion layer depends on the vertical electrical field. For the present purposes, we use the mobility obtained from the maximum  $g_m$ , 27.2  $\mu\text{S}$ , as



**Figure 2.** a–d) Optical microscopy images at various stages of the device fabrication, including (from left) a) after oxidation and doping, b) after defining the anchors and supporting device platforms, c) after TMAH undercut etching, and d) after transfer printing. e) Cross-sectional SEM image of a representative device after partial anisotropic undercut etching with TMAH. g) Angled SEM image of an array of suspended structures after complete undercut etching, showing anchors at the four corners of each element.

a representative parameter. With the nominal values of  $L$  and  $W$  in Equation (1),  $\mu_{FE}$  is determined to be  $\approx 950 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . This value corresponds to 85% of the bulk electron mobility and is unphysical.<sup>[15]</sup> The error arises from reductions in  $L$  by thermal diffusion of dopants during the processing, to yield a value of  $L_{\text{eff}}$  that is ca.  $4.45 \mu\text{m}$  shorter than the photodefined value ( $L$ ), according to detailed analysis presented in Section 2.3. The corrected value of  $\mu_{FE}$  is  $\approx 740 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . The saturation mobility,  $\mu_{\text{sat}} = (2L_{\text{eff}}/WC_{\text{ox}}) \left[ \left( \partial I_D^{1/2} / \partial V_G \right) \Big|_{V_D} \right]^2$  is  $\approx 580 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  at  $V_D = 4.1 \text{ V}$ .<sup>[14]</sup> The on/off ratio is  $> 5 \times 10^6$  and the gate leakage current is less than  $7 \text{ pA}$  throughout the measured range. The threshold voltage ( $V_{\text{th}}$ ) and subthreshold swing ( $S$ ) at  $V_D = 0.1 \text{ V}$  are  $+0.60 \text{ V}$  and  $0.14 \text{ V decade}^{-1}$ , respectively. The output characteristics appear in Figure 3b. Here, the curves exhibit sharp saturation behavior at high  $V_D$  and the saturated  $I_D$  values show good agreement with a parabolic fit to  $(V_G - V_{\text{th}})$ , consistent with nearly ideal MOSFET behavior under square-law theory.<sup>[16]</sup> In addition, the device is free from hysteresis behavior when the gate voltage sweeps from  $-10 \text{ V}$  to  $+10 \text{ V}$ , then back to  $-10 \text{ V}$  at  $V_D = 0.3 \text{ V}$  in Figure 3c. These parameters are representative of those observed in other devices; additional data appears in the context of scaling behavior described subsequently and in statistical information in the Supporting Information (S3). Here, the average and standard deviation values for  $\mu_{FE}$ ,

$V_{\text{th}}$ , and  $S$  are  $710 \pm 40 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,  $0.47 \pm 0.24 \text{ V}$ , and  $0.18 \pm 0.04 \text{ V decade}^{-1}$ , respectively.


The quality of the interface between Si and SiO<sub>2</sub> governs the key performance aspects of the MOSFET. The properties of this interface can be estimated by analysis of device parameters such as  $\mu_{FE}$  and  $S$ . When the MOSFET operates in inversion mode, the electron channel lies within a slab of thickness less than  $10 \text{ nm}$ .<sup>[15]</sup> Thus, the maximum mobility  $\mu_{FE}$  is typically lower than the bulk mobility because of electron scattering by charge centers near the Si/SiO<sub>2</sub> interface, namely the positive fixed-oxide charge ( $Q_f$ ) and the interface-state charge ( $N_{\text{it}}$ ).<sup>[15]</sup> Because the relaxation time is inversely proportional to the density of the charges, an empirical relation for  $\mu_{FE}$  can be defined as

$$\mu_{FE} = \frac{\mu_0}{1 + \alpha(Q_f + N_{\text{it}})} \quad (2)$$

where  $\mu_0$  and  $\alpha$  are experimentally determined fitting parameters that depend on the average impurity concentration in the bulk Si ( $N_A$ ).<sup>[15]</sup> Because boron-doped (100) Si with a resistivity of  $10\text{--}20 \Omega \cdot \text{cm}$  is used in this study,  $N_A$  for the devices reported here is ca.  $10^{15}$ .<sup>[16]</sup> The relationship between the  $\mu_{FE}$  and the density of electrostatic scattering centers ( $Q_f + N_{\text{it}}$ ) is quantitatively well established. Therefore, by using the fitting parameters ( $\mu_0$  and  $\alpha$ ),<sup>[15]</sup> the  $(Q_f + N_{\text{it}})$  value can be determined to be  $\approx 2.2 \times 10^{11} \text{ cm}^{-2}$ . The equivalent maximum density of states ( $N_{\text{ss}}^{\text{max}}$ ) at the Si/SiO<sub>2</sub> interface can be extracted from  $S$ , using the following equation,

$$N_{\text{ss}}^{\text{max}} = \left( \frac{S \log(e)}{kT/q} - 1 \right) \frac{C_{\text{ox}}}{q} \quad (3)$$

where  $q$  is the electron charge,  $k$  is the Boltzmann constant, and  $T$  is the absolute temperature.<sup>[17]</sup> From Equation (3),  $N_{\text{ss}}^{\text{max}}$  is  $\approx 3.2 \times 10^{11} \text{ cm}^{-2}$ , which is consistent with the result from Equation (2). Whereas the state-of-art MOSFETs may reach  $\mu_{FE}$  and  $(Q_f + N_{\text{it}})$  values  $> 800 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , and  $< 10^{11} \text{ cm}^{-2}$  respectively,<sup>[9,15]</sup> the parameters of the devices reported here exceed those produced in other ways on plastic or other nonwafer substrates.



**Figure 3.** a) Typical transfer characteristics of a thin, microscale MOSFET printed onto a PI substrate, with  $W/L = 150/20 \mu\text{m}$ . Solid and short dashed lines correspond to the drain current plotted in logarithmic and linear scales, respectively. The curve indicated by the long dashed line shows  $g_m$  values, evaluated in the linear regime. b) Output characteristics (at gate voltages labeled in colored text in the plot) and c) hysteresis properties ( $V_D = 0.3 \text{ V}$ ; up and back sweeps shown in black and red) of the same device presented in (a).


### 2.3. Effective Channel Length and Mobility

The fabrication processes of Section 2.1 involve two high-temperature steps: solid-state doping ( $1000 \text{ }^\circ\text{C}$ ,  $10 \text{ min}$ ) and thermal oxidation ( $1100 \text{ }^\circ\text{C}$ ,  $1 \text{ hour}$ ). By defining the phosphorus diffusion length as the point where the phosphorus concentration is outnumbered by that of the background boron, this thermal history leads to a  $\approx 2 \mu\text{m}$  diffusion of the phosphorus dopants into the boron-doped channel area,<sup>[18]</sup> resulting in a  $\approx 4 \mu\text{m}$  reduction of the channel length. The consequences of this diffusion, and the quality of the contacts, can be examined in additional detail by using the gated transmission-line method (g-TLM).<sup>[19]</sup> In g-TLM, the total resistance of the MOSFET at an on-state ( $R_{\text{on}}$ ) is the sum of the intrinsic channel resistance ( $R_{\text{ch}}$ ) and a parasitic resistance ( $R_p$ ) according to,


$$\begin{aligned}
 R_{\text{on}} &= \left. \frac{\partial V_D}{\partial I_D} \right|_{V_{\text{DS}} \rightarrow 0}^{V_G} \\
 &= R_{\text{ch}} + R_{\text{p}} \\
 &= \frac{L}{W\mu_i C_{\text{ox}} (V_G - V_{\text{th},i})} + R_{\text{p}} \quad (4)
 \end{aligned}$$

where  $\mu_i$  and  $V_{\text{th},i}$  are the intrinsic mobility and threshold voltage, respectively. This expression is only valid in the linear response regime, where  $V_{\text{DS}}$  is near 0, because  $R_{\text{ch}}$  is not proportional to  $L$  in the saturation regime, due to pinch-off of the channel. In an ideal case, a plot of  $R_{\text{on}}$  versus  $L$  for various values of  $V_G$  exhibits a single crossing point at  $(0, R_{\text{p}})$ , where  $R_{\text{p}}$  is a resistance, typically the contact resistance, that does not depend on  $L$ . If the effective channel length ( $L_{\text{eff}}$ ) is different from the photodefined ( $L$ ) value, then the crossing point will be shifted. In this case, the  $x$ -axis value at the crossing point,  $L_0 = L - L_{\text{eff}}$ , defines the shrinkage of the channel length induced by diffusion.<sup>[19]</sup>


Figure 4 provides an optical image, electrical measurements, and g-TLM analysis data for a series of MOSFET devices with  $L = 10, 15, 20, 30,$  and  $40 \mu\text{m}$ . For all of these devices  $W$  is  $150 \mu\text{m}$ . Figure 4a shows the array of MOSFETs with patterned metal pads on a polyimide substrate. Figure 4b presents the transfer curves of the five MOSFETs used in this analysis at  $V_D = 0.1 \text{ V}$ . The threshold voltages are all uniform, with  $V_{\text{th}} = +0.42 \pm 0.05 \text{ V}$  (Figure 4d), which makes the devices suitable for g-TLM analysis. Figure 4c shows  $R_{\text{on}}W$  plotted against  $L$  for various  $V_G$  values. Here, the linear fits (lines) to the raw data (solid marks) cross at a single point at  $L_0 = 4.45 \mu\text{m}$ . The value is consistent with the estimation based on diffusion considerations discussed previously,  $4 \mu\text{m}$ . The  $y$  coordinate of the crossing point,  $(R_{\text{on}}W)_0$  is often referred as a minimum effective contact resistance. The value of  $0.4 \Omega\cdot\text{cm}$  is typical for single-crystal silicon-based n-type MOSFET devices.<sup>[19]</sup> In addition, from the variation of sheet conductance plotted against  $V_G$  in the Figure 4d, the values of  $\mu_i$  and  $V_{\text{th},i}$  are derived to be  $\approx 500 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  and  $-0.56 \text{ V}$ , respectively. The value of  $\mu_i$  is lower than  $\mu_{\text{FE}}$  because these quantities are determined  $4 \leq V_G \leq 7 \text{ V}$  and  $V_G \approx 1 \text{ V}$ , respectively. The electron mobility within the inversion layer decreases with increasing vertical electric field because of the effects of Coulomb scattering. Lastly, the field-effect mobility ( $\mu_{\text{FE}}$ ) must be invariant over a wide range of gate lengths if a correct value of  $L_0$  is derived. The  $\mu_{\text{FE}}$  values plotted in Figure 4e validate this hypothesis.




(a)




(b)



(c)



(d)



(e)

**Figure 4.** a) Image of an array of MOSFETs containing various  $W/L$  values and a set of logic gates printed onto a PI substrate. b) Transfer curves ( $V_D = 0.1 \text{ V}$ ) of devices with various  $L$ , all with  $W = 150 \mu\text{m}$ . Solid and dashed lines correspond to logarithmic and linear scales, respectively. c) Width-normalized ON resistance ( $R_{\text{on}}W$ ) as a function of channel length at different gate voltages. The solid lines represent linear least-square fits to the data (symbols). The inset shows the region corresponding to the blue box in the main frame, with parameters for the channel-length reduction ( $L_0$ ) and the minimum effective contact resistance  $(R_{\text{on}}W)_0$  of  $4.45 \mu\text{m}$  and  $0.4 \Omega\cdot\text{cm}$  indicated. d) Variation of the sheet conductance, determined from the reciprocal of the slopes in the linear fitting in the main panel, as a function of  $V_G$ . e) Threshold voltage and corrected mobility values plotted against channel length.

## 2.4. Logic Gates

Extensions of the concepts described previously can be used to form and assemble not only isolated MOSFETs but also small-scale integrated circuits. Figure 5a shows optical images of the three examples, in the form of inverters, NOR, and NAND logic gates, along with equivalent circuit diagrams. Figures 5b and 5c show operational characteristics of such devices. Here,

$W/L$  geometry of the load and the drive devices are 30/40 and 120/20  $\mu\text{m}$ , respectively, and supply voltages ( $V_{\text{dd}}$ ) are 1 V for all cases. The inverter in Figure 5b exhibits well-defined transfer characteristics with gains of  $\approx 2.1$ . The output voltages ( $V_{\text{out}}$ ) at inputs ( $V_{\text{in}}$ ) of 0 and 1 V are 0.885 and 0.035 V, respectively. The NOR and NAND gates in Figure 5c show well-defined “0” and “1” output voltages of 0.01–0.04 V and 0.93–0.96 V, respectively, for input signals of  $-1$  V and  $+1$  V, respectively. All the circuits operate at small  $V_{\text{dd}}$  of 1 V and  $V_{\text{in}}$  of  $-1$  to  $+1$  V, due to the small subthreshold voltages ( $0.2 \text{ V decade}^{-1}$ ) of the constituent MOSFETs and the sufficient on/off ratios ( $1.2 \times 10^4$  at  $V_{\text{G}} = \pm 1 \text{ V}$ ) of the drive devices (see inset in Figure 5b). These characteristics can further improved by optimizing the values of  $W/L$ . Also, more complex circuits can be envisioned.

of a charge-coupled device (CCD) camera, precision motion stages, and a PDMS stamp in a mounting fixture, all designed for automated operation as described in detail elsewhere (Figure 6b and Supporting Information S2). These techniques and tools allow densely arrayed devices on the SOI wafer to be distributed over large areas on nearly any type of target substrate. Movies in the Supporting Information show the printing process. As examples, we formed large-area arrays on sheets of polyethylene terephthalate (PET; Figure 6c), on aluminum foil (Figure 6d), on a piece of fabric (Figure 6e), and on a sheet of paper (Figure 6f). Furthermore, these procedures allow printing on highly nonplanar surfaces, for example, on the lens of a pair of eyeglasses (Figure 6g) and on the sharp edges of glass slides (Figure 6h).

### 2.5. Assembly Onto Unusual Substrates


Figure 6a shows released devices on an SOI wafer, ready for assembly by transfer printing. The printing equipment consists

### 3. Conclusion and Outlook


The ideas presented here enable integration of high-quality, distributed silicon electronics with thermal oxide dielectrics on various classes of substrates that are incompatible with critical steps (e.g., thermal oxidation and many others) in conventional semiconductor manufacturing. A key feature is that, except for interconnection, the device-fabrication steps are completely separated from the target substrate. Also, the bottom surfaces of the devices are passivated with thermal oxide, thereby minimizing any influence of the substrate on their performance. When implemented using foundry wafer fabrication facilities for the devices and advanced inkjet,<sup>[20]</sup> electrohydrodynamic,<sup>[21,22]</sup> direct-write,<sup>[23]</sup> or alternative printing techniques<sup>[24]</sup> for the interconnect, these procedures have the potential to bypass the need for any additional specialized processing technology for large-area electronics, or other nonwafer applications such as those that demand flexible, stretchable, or curvilinear substrates.

### 4. Experimental Section

**MOSFET Fabrication:** The SOI wafer was custom designed (Silicon Quest Inc.) with a (100) device layer ( $2 \pm 0.5 \mu\text{m}$ ; boron doped;  $10\text{--}20 \Omega\text{-cm}$ ) and BOx layer ( $1 \pm 0.05 \mu\text{m}$ ) supported on a (111) handle wafer. These substrates were cleaved and cleaned with SC-1 ( $\text{NH}_4\text{OH}:\text{H}_2\text{O}_2:\text{H}_2\text{O} = 1:1:5$ ) and SC-2 ( $\text{HCl}:\text{H}_2\text{O}_2:\text{H}_2\text{O} = 1:1:6$ ). Dry oxidation formed a 300-nm oxide layer as a mask for the doping process. To pattern this oxide, a layer of photoresist (PR; AZ5214) was spin-coated at 4000 rpm for 40 s and soft-baked at  $110^\circ\text{C}$  for 2 min. An ultraviolet (UV) exposure followed by developing (MIF327) defined the photoresist in an appropriate pattern. A combination of  $\text{CH}_4/\text{O}_2$  RIE and 6:1 BOE wet-etching removed the oxide to expose areas for  $\text{n}^+$  doping. After cleaning the wafer again with SC-1 and SC-2, doping was performed in a tube



**Figure 5.** a) Optical microscopy images of inverter, NOR, and NAND logic gates printed on a PI substrate, with respective equivalent circuit diagrams. b) Current–voltage characteristics of an inverter with  $V_{\text{dd}} = 1 \text{ V}$ . The inset shows transfer curves ( $V_{\text{D}} = 1 \text{ V}$ ) from adjacent MOSFETs that have identical  $W/L$  geometries as the load (30/40  $\mu\text{m}$ ) and the drive (120/20  $\mu\text{m}$ ) devices in the inverter. c) Input–output characteristics of the NAND and NOR gates.



**Figure 6.** a) Image of arrays of fully formed MOSFETs on an SOI wafer. The inset image provides a magnified view. b) Printing equipment, consisting of a moving stage and CCD camera for automated transfer of selected MOSFETs from the source wafer to a target substrate. c) 77 MOSFETs and 33 NAND, NOR logic-gate devices assembled in a sparse array by printing onto a PET substrate of 50- $\mu\text{m}$  thickness, shown here bent to a 1.5-cm radius of curvature. d) 80 MOSFETs printed onto aluminum foil of 100- $\mu\text{m}$  thickness, e) 56 MOSFETs printed onto a piece of fabric, and f) 80 MOSFETs printed onto glossy paper. The spacing between the devices is 2 mm in (c) and (d), 4 mm in (e), and 3 mm in (f). Examples of MOSFETs printed (g) on the lens of a pair of eyeglasses and (h) on the rough edge of a glass slide.

furnace with phosphorus source (Saint-Gobain Ceramics) at 1000 °C for 10 minutes. The oxide was removed in concentrated HF, and then RIE was performed with SF<sub>6</sub> through a photopatterned mask (AZ5214) to isolate the devices. After cleaning the wafer with SC-1, dry oxidation was performed in a clean oxidation tube furnace at 1100 °C for 60 minutes to form the gate dielectric. Contact holes were patterned with AZ nLoF 2070 photoresist, spin-cast at 4000 rpm for 40 s, soft-baked at 110 °C for 90 s, exposed with UV, hard-baked at 110 °C for 2 minutes, and then developed in MIF327 for 60 s. A combination of CH<sub>4</sub>/O<sub>2</sub> RIE and 6:1 BOE wet-etching defined areas for S/D metals. These electrodes and the gates were patterned with

AZ nLoF 2070, followed by sputter-deposition of chromium (250 nm) and lift-off in acetone.

**Passivation and Device Delineation:** A film of Si<sub>3</sub>N<sub>4</sub> (800 nm) deposited by plasma-enhanced chemical vapor deposition (PECVD) onto the entire wafer served as a passivation, or protecting, layer for the devices against further processing. The anchor regions were patterned by first defining patterns in AZ 4620 PR, spin-cast at 3000 rpm for 30 s, soft-baked at 110 °C for 3 min 30 s, exposed to UV, and then developed in diluted AZ400K (1:3). Next, a hard mask consisting of a layer of metal (Cr; 200-nm thick) was formed by sputter-deposition and lift-off. Etching by RIE with CF<sub>4</sub>/O<sub>2</sub> defined openings in the Si<sub>3</sub>N<sub>4</sub> and BOx layers, down into the underlying handle wafer to a depth of  $\approx$ 2  $\mu\text{m}$ . After removing the hard mask with Cr etchant (CR-7; Cyantek), the wafer was immersed in a boiling aqueous solution of tetramethyl ammonium hydroxide (TMAH; 25%) for anisotropic etching. A complete undercut through the <110> axis required ca. 90 minutes for 180- $\mu\text{m}$  wide devices.

**Transfer Printing:** A PDMS stamp (Sylgard 184, Dow Corning, 10:1 mixture of base to curing agent) was formed by casting and curing against a pattern of a negative photoresist (SU-8 100, MicroChem Corp., 100- $\mu\text{m}$  thickness) on a silicon wafer. For experiments reported here, this resist provided a single 100- $\mu\text{m}$  tall post with a contact area of 200  $\mu\text{m}^2$ . With this stamp and the automated printer system presented in Figure 6b, MOSFETs and logic-gate circuits were printed onto thin films of UV-curable adhesive coated on various substrates including PET, aluminum foil, PI, and pieces of fabric and paper coated with thin layers of PDMS (see movie clips in Supporting Information M1, 2). When performing transfer printing, each device was placed onto a designated coordinate of target substrate without any noticeable tilt or dislocation. During automated printing, ca. 100% transfer yield was observed for the MOSFET devices in Figure 2a–f, whereas logic-gate devices (Figure 5a) exhibited, on rare occasions ( $\approx$ 5%) unwanted fractures near the regions where silicon narrows. Regions where metal interconnects rest on isolated, undercut layers of BOx were particularly vulnerable. The results indicate the importance of structural design. The adhesive consisted of a composition of bisphenol A glycerolate (1 glycerol/phenol) diacrylate (Sigma-Aldrich), 3-(trimethoxysilyl)propyl methacrylate (Sigma-Aldrich), SOG (spin-on-glass, SpinTronics Inc.), and photoinitiator mixed, by weight, to a ratio of 55:35:10. Spin-coating this material at 3000 rpm for 30 s, and then annealing the substrate for 30 s at 110 °C yielded the proper level of tackiness for high-yield printing. After printing MOSFETs on PET or Al foil, exposing to UV light and then annealing at temperatures between 110–210 °C, the adhesive layer was fully cured. For printing on rough surfaces, such as fabric and paper, thin coatings of PDMS ( $\approx$ 100 nm), activated by exposure to UV, served as adhesive layers.

**Metal Interconnects and Probing Pads:** On top of the printed devices, an adhesion promoter [1:100 diluted VM651 (HD Microsystems) in methanol] was spin-cast at 3000 rpm for 30 s and then soft-baked at 110 °C for 1 min. Next, diluted PI-2525 [HD Microsystems; 4:1 (weight) mixed with *N*-methyl-2-pyrrolidone (NMP)] was spin-cast at 3000 rpm for 60 s, as a planarization layer (1.5- $\mu\text{m}$  thick). This PI layer was baked at 250 °C in a globe box with argon atmosphere for 2 hours. Holes were



defined by oxygen RIE through a mask of AZ4620 PR. The S/D and gate metals Cr/Au (30/200 nm) layers were then sputter-deposited. Metal pads were photopatterned with AZ4620 PR, and then wet-etched using Au (TFA; Transene Inc.) and Cr etchants (CR-7; Cyantek).

**Scanning Electron Microscopy (SEM) and Optical Microscopy (OM) Imaging:** SEM images were obtained with a high-resolution instrument (Hitachi S4800). OM images were obtained with an Ultraplano Model FS100 (Mitutoyo Corp., Japan).

## Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

## Acknowledgements

This material is based upon work supported by a National Security Science and Engineering Faculty Fellowship and the U.S. Department of Energy, Division of Materials Sciences under Award No. DEFG02-07ER46471, through the Frederick Seitz MRL and Center for Microanalysis of Materials at the University of Illinois at Urbana-Champaign. For the printing work, the authors also acknowledge the center for Nanoscale Chemical Electrical Mechanical Manufacturing Systems in University of Illinois, which is funded by the National Science Foundation under grant CMMI07-49028. H.-J.C. and T.-i.K would like to thank Prof. Jongseung Yoon (USC) for insightful discussions and Rak-Hwan Kim for the assistance in photography.

Received: January 18, 2011

Revised: May 3, 2011

Published online: June 3, 2011

- [1] a) R. H. Reuss, D. G. Hopper, J.-G. Park, *MRS Bulletin* **2006**, *31*, 447; b) P. C. van der Wilt, M. G. Kane, A. B. Limanov, A. H. Firester, L. Goodman, J. Lee, J. R. Abelson, A. M. Chitu, J. S. Im, *MRS Bulletin* **2006**, *31*, 461; c) H. D. Kim, H.-J. Chung, B. H. Berkeley, S. S. Kim, *Information Display* **2009**, *09*, 18; d) J. S. Im, A. B. Limanov, P. C. van der Wilt, U. J. Chung, A. M. Chitu, *Information Display* **2007**, *07*, 14.
- [2] a) Y. Chen, J. Au, P. Kazlas, A. Ritenour, H. Gates, M. McCreary, *Nature* **2003**, *423*, 136; b) J. K. Jeong, D. U. Jin, H. S. Shin, H. J. Lee, M. Kim, T. K. Ahn, J. Lee, Y.-G. Mo, H. K. Chung, *IEEE Elect. Dev. Lett.* **2007**, *28*, 389.
- [3] a) S. W. Lee, R. Bashir, *Adv. Mater.* **2005**, *17*, 2671; b) S. A. Stauth, B. A. Parviz, *Proc. Nat. Acad. Sci.* **2006**, *103*, 13922.
- [4] a) R. J. Knuesel, H. O. Jacobs, *Proc. Nat. Acad. Sci.* **2010**, *107*, 993; b) T. Fukushima, E. Iwata, T. Konno, J.-C. Bea, K.-W. Lee, T. Tanaka, M. Koyanagi, *Appl. Phys. Lett.* **2010**, *96*, 154105; c) M. Mastrangeli, S. Abbasi, C. Varel, C. van Hoof, J.-P. Celis, K. F. Böhringer, *J. Micromech. Microeng.* **2009**, *19*, 083001; d) D. H. Gracias, J. Tien, T. L. Breen, C. Hsu, G. M. Whitesides, *Science* **2000**, *289*, 1170.
- [5] a) S.-K. Lee, H. Jang, M. Hasan, J. B. Koo, J.-H. Ahn, *Appl. Phys. Lett.* **2010**, *96*, 173501; b) H. Ko, K. Takei, R. Kapadia, S. Chuang, H. Fang, P. W. Leu, K. Ganapathi, E. Plis, H. S. Kim, S.-Y. Chen, M. Madsen, A. C. Ford, Y.-L. Chueh, S. Krishna, S. Salahuddin, A. Javey, *Nature* **2010**, *468*, 286; c) H.-C. Yuan, Z. Ma, M. M. Roberts, D. E. Savage, M. G. Lagally, *J. Appl. Phys.* **2006**, *100*, 013708.
- [6] a) E. Menard, R. G. Nuzzo, J. A. Rogers, *Appl. Phys. Lett.* **2005**, *86*, 093507; b) J.-H. Ahn, H.-S. Kim, K. J. Lee, S. Jeon, S. J. Kang, Y. Sun, R. G. Nuzzo, J. A. Rogers, *Science* **2006**, *314*, 1754; c) J.-H. Ahn, H.-S. Kim, E. Menard, K. J. Lee, Z. Zhu, D.-H. Kim, R. G. Nuzzo, J. A. Rogers, I. Amlani, V. Kushner, S. G. Thomas, T. Duenas, *Appl. Phys. Lett.* **2007**, *90*, 213501; d) J.-H. Ahn, H.-S. Kim, K. J. Lee, Z. Zhu, E. Menard, R. G. Nuzzo, J. A. Rogers, *IEEE Elect. Dev. Lett.* **2006**, *27*, 460; e) D.-H. Kim, J.-H. Ahn, H.-S. Kim, K. J. Lee, T.-H. Kim, C.-J. Yu, R. G. Nuzzo, J. A. Rogers, *IEEE Elect. Dev. Lett.* **2008**, *29*, 73; f) D.-H. Kim, J.-H. Ahn, W. M. Choi, H.-S. Kim, T.-H. Kim, J. Song, Y. Huang, Z. Liu, C. Lu, J. A. Rogers, *Science* **2008**, *320*, 507; g) H.-S. Kim, S. M. Won, Y.-G. Ha, J.-H. Ahn, A. Facchetti, T. J. Marks, J. A. Rogers, *Appl. Phys. Lett.* **2009**, *95*, 183504.
- [7] a) S. Mack, M. A. Meitl, A. J. Baca, Z.-T. Zhu, J. A. Rogers, *Appl. Phys. Lett.* **2006**, *88*, 213101; b) H. C. Ko, A. J. Baca, J. A. Rogers, *Nano Lett.* **2006**, *6*, 2318; c) A. J. Baca, M. A. Meitl, H. C. Ko, S. Mack, H.-S. Kim, J. Dong, P. M. Ferreira, J. A. Rogers, *Adv. Funct. Mater.* **2007**, *17*, 3051; d) K. J. Lee, H. Ahn, M. J. Motala, R. G. Nuzzo, E. Menard, J. A. Rogers, *J. Micromech. Microeng.* **2010**, *20*, 075018.
- [8] a) J. Robertson, *J. Appl. Phys.* **2008**, *104*, 124111; b) J. Robertson, *Rep. Prog. Phys.* **2006**, *69*, 327; c) J. Robertson, *Eur. Phys. J. Appl. Phys.* **2004**, *28*, 265.
- [9] J. W. Reiner, A. M. Kolpak, Y. Segal, K. F. Garrity, S. Ismail-Beigi, C. H. Ahn, F. J. Walker, *Adv. Mater.* **2010**, *22*, 2919.
- [10] D. G. Schlom, S. Guha, S. Datta, *MRS Bulletin* **2008**, *33*, 1017.
- [11] a) A. Kerber, E. A. Cartier, *IEEE Trans. Device Mater. Reliab.* **2009**, *9*, 147; b) D. A. Buchanan, *IBM J. Res. Develop.* **1999**, *43*, 245.
- [12] a) C. A. Bower, E. Menard, S. Bonafede, S. Burroughs, *Proc. Elec. Comp. Tech. Conf. (59th ECTC)*, San Diego, CA **2009**, 618; b) J. Hamer, R. Cok, G. Parrett, D. Winters, C. Bower, E. Menard, S. Bonafede, *SID 2009 Digest* **2009**, *15*, 947.
- [13] O. Tabata, R. Asahi, H. Funabashi, K. Shimaoka, S. Sugiyama, *Sens. Actuators, A* **1992**, *34*, 51.
- [14] D. K. Schroder, *Semiconductor Materials And Device Characterization*, 3rd Ed., Wiley, Hoboken, NJ, USA **2006**, Ch. 8.
- [15] S. C. Sun, J. D. Plummer, *IEEE J. Solid-State Circuits* **1980**, *SC-15*, 562.
- [16] R. F. Pierret, *Semiconductor Device Fundamentals*, Addison-Wesley, Reading, MA, USA **1996**, Ch. 17.
- [17] J. Kanicki, S. Martin, in *Thin Film Transistors* (Eds. C. R. Kagan, P. Andry) Marcel-Dekker, New York, USA **2003**, Ch. 3.
- [18] <http://fabweb.ece.uiuc.edu/utilities/difcad/default.aspx>; This website provides a calculator for dopant diffusion in silicon devices (accessed, May 2011).
- [19] a) J. Zaumseil, K. W. Baldwin, J. A. Rogers, *J. Appl. Phys.* **2003**, *93*, 6117; b) S. Luan, G. W. Neudeck, *J. Appl. Phys.* **1992**, *72*, 766; c) J. G. J. Chern, P. Chang, R. F. Motta, N. Godinho, *IEEE Electron. Dev. Lett.* **1980**, *EDL-1*, 170.
- [20] T. Sekitani, Y. Noguchi, U. Zschieschang, H. Klauk, T. Someya, *Proc. Nat. Acad. Sci.* **2008**, *105*, 4976.
- [21] a) J.-U. Park, M. Hardy, S. J. Kang, K. Barton, K. Adair, D. Mukhopadhyay, C. Y. Lee, M. S. Strano, A. G. Alleyne, J. G. Georgiadis, P. M. Ferreira, J. A. Rogers, *Nat. Mater.* **2007**, *6*, 782; b) J.-U. Park, S. Lee, S. Unarunotai, Y. Sun, S. Dunham, T. Song, P. M. Ferreira, A. G. Alleyne, U. Paik, J. A. Rogers, *Nano Lett.* **2010**, *10*, 584.
- [22] B. Y. Ahn, E. B. Duoss, M. J. Motala, X. Guo, S.-I. Park, Y. Xiong, J. Yoon, R. G. Nuzzo, J. A. Rogers, J. A. Lewis, *Science* **2009**, *323*, 1590.
- [23] A. Pique, S. A. Mathews, B. Pratap, R. C. Y. Auyeung, B. J. Karns, S. Lakeou, *Microelect. Eng.* **2006**, *83*, 2527.
- [24] M. J. Kim, J. Yoon, S.-I. Park, J. A. Rogers, *Appl. Phys. Lett.* **2009**, *95*, 214101.