

Review

Failure Analysis in Magnetic Tunnel Junction Nanopillar with Interfacial Perpendicular Magnetic Anisotropy

Weisheng Zhao ^{1,2,*}, Xiaoxuan Zhao ^{1,2}, Boyu Zhang ^{1,2}, Kaihua Cao ^{1,2}, Lezhi Wang ^{1,2}, Wang Kang ^{1,2}, Qian Shi ^{1,2}, Mengxing Wang ^{1,2}, Yu Zhang ^{1,2,3}, You Wang ^{3,4}, Shouzhong Peng ^{1,2}, Jacques-Olivier Klein ³, Lirida Alves de Barros Naviner ⁴ and Dafine Ravelosona ³

Received: 7 November 2015; Accepted: 6 January 2016; Published: 12 January 2016

Academic Editor: Sofoklis Makridis

¹ School of Electrical and Information Engineering, Beihang University, Beijing 100191, China; xiaoxuan.zhao@buaa.edu.cn (X.Z.); boyu.zhang@buaa.edu.cn (B.Z.); kaihua.cao@buaa.edu.cn (K.C.); buaawlz@buaa.edu.cn (L.W.); wang.kang@buaa.edu.cn (W.K.); qian.shi@buaa.edu.cn (Q.S.); wangmx_0615@buaa.edu.cn (M.W.); yu_zhang@buaa.edu.cn (Y.Z.); shouzhong.peng@buaa.edu.cn (S.P.)

² Spintronics Interdisciplinary Center, Beihang University, Beijing 100191, China

³ Institut d'Electronique Fondamentale, CNRS UMR 8622, University of Paris-Sud, 91405 Orsay, France; you.wang@telecom-paristech.fr (Y.W.); Jacques-olivier.klein@u-psud.fr (J.-O.K.); dafine.ravelosona@u-psud.fr (D.R.)

⁴ Laboratoire Traitement et Communication de l'Information, Institut MINES-TELECOM, TELECOM ParisTech, Paris 75634, France; lirida.naviner@telecom-paristech.fr

* Correspondence: weisheng.zhao@buaa.edu.cn; Tel.: +86-10-8231-4875

Abstract: Magnetic tunnel junction nanopillar with interfacial perpendicular magnetic anisotropy (PMA-MTJ) becomes a promising candidate to build up spin transfer torque magnetic random access memory (STT-MRAM) for the next generation of non-volatile memory as it features low spin transfer switching current, fast speed, high scalability, and easy integration into conventional complementary metal oxide semiconductor (CMOS) circuits. However, this device suffers from a number of failure issues, such as large process variation and tunneling barrier breakdown. The large process variation is an intrinsic issue for PMA-MTJ as it is based on the interfacial effects between ultra-thin films with few layers of atoms; the tunneling barrier breakdown is due to the requirement of an ultra-thin tunneling barrier (e.g., <1 nm) to reduce the resistance area for the spin transfer torque switching in the nanopillar. These failure issues limit the research and development of STT-MRAM to widely achieve commercial products. In this paper, we give a full analysis of failure mechanisms for PMA-MTJ and present some eventual solutions from device fabrication to system level integration to optimize the failure issues.

Keywords: magnetic tunnel junction; interfacial perpendicular magnetic anisotropy; process variation; stochastic behavior; barrier breakdown; STT-MRAM

1. Introduction

Continuous scaling down of the complementary metal oxide semiconductor (CMOS) technology node drives high power issues due to the increasing leakage currents [1] and large data traffic [2]. To overcome these power issues, non-volatile computing memory devices have received much attention in academic and industrial research [2–5]. Magnetic tunnel junction (MTJ) switched by a spin transfer torque (STT) mechanism for spin transfer torque magnetic random access memory (STT-MRAM) is considered as the most promising technology [6,7] thanks to its fast speed, infinite endurance, and

higher density than conventional computing memory like static random access memory (SRAM). The first generation of STT-MRAM is based on in-plane magnetic anisotropy, which needs the shape of MTJ nanopillar to be in ellipse or rectangular shape to obtain a high thermal energy barrier for data storage [8,9]. As the energy barrier reduces with the size scaling down, this makes in-plane magnetic anisotropy impossible for non-volatile data storage (e.g., >10 years). In addition, its switching current density is dominated by the demagnetization field H_d (see Equation(1)), which is much larger than the magnetic anisotropy H_k ; this limits its interest for low power applications. MTJ with perpendicular interfacial magnetic anisotropy (PMA-MTJ) was discovered in 2010 [10,11], which combines a number of advantages, such as high tunnel magneto-resistance ratio (TMR), strong energy barrier for non-volatile data storage, and circular shape, etc. As its switching current density depends on the anisotropy H_K not H_d (see Equations (1) and (2), which is much smaller than that in in-plane MTJ, it is promising for low power applications, such as STT-MRAM and all-spin logic device [12,13]:

$$J_{c0_Inplane} = \alpha \frac{\gamma e}{\mu_B g} (\mu_0 M_s) (H_{ext} + H_K + H_d/2) t_{sl} \quad (1)$$

$$J_{c0_PMA} = \alpha \frac{\gamma e}{\mu_B g} (\mu_0 M_s) H_K t_{sl} \quad (2)$$

where α is the magnetic damping constant, γ is the gyromagnetic ratio, e is the elementary charge, μ_B the Bohr magneton, t_{sl} the thickness of the free layer and k_B the Boltzmann constant. $\mu_0 M_s$ is the saturation field in the storage layer, H_{ext} the external magnetic field, H_K the magnetic anisotropy, and H_d the out-of-plane demagnetization field.

A PMA-MTJ is mainly composed of several ultra-thin layers with a few atom layers: an oxide barrier sandwiched by two ferromagnetic layers, which are associated with two heavy metal layers [10,11]. In addition, synthetic antiferromagnetic (SAF) pinned layers are commonly included into PMA-MTJ by using periodic Co(0.3)/Pt(0.5) ultra-thin multilayers, in order to reduce the offset field, as well as enhance the thermal stability [14]. The interfacial PMA comes from the two interfaces of ferromagnetic layer, for the interface CoFeB/MgO, the origin of PMA is attributed to the hybridization between the iron 3d and oxygen 2p orbitals [15]; for the interfacial CoFeB/Ta, the origin of PMA is attributed to the hybridization between the cobalt 3d and Ta 5d orbitals [16]. Figure 1 demonstrates the main structure of a PMA-MTJ switched by the spin transfer torque (STT) mechanism. Based on the tunnel magneto-resistance effect, the resistance of the nanopillar (R_P or R_{AP}) is determined by the corresponding relative magnetization orientation of the two ferromagnetic layers, i.e., parallel (P) or antiparallel (AP) [6]. The resistance difference is characterized by the parameter tunnel magneto-resistance ratio $TMR = (R_{AP} - R_P)/R_P$. Therefore, MTJ can be used to constitute logic “0” and “1” by different configurations.




Figure 1. Magnetic tunnel junction with interfacial perpendicular magnetic anisotropy (PMA-MTJ) consists of several ultra-thin layers: two ferromagnetic layers separated by an oxide barrier. Two heavy metal layers are associated with the two ferromagnetic layers, while the synthetic antiferromagnetic (SAF) layer is inserted adjacent the reference layer and bottom electrode. With the spin transfer torque mechanism, PMA-MTJ changes between two states when a bidirectional current I is higher than the critical current I_{c0} .

Despite its excellent potential for non-volatile computing memory, the PMA-MTJ devices suffer from considerable failure issues [17–19]. As shown in Figure 1, the interfacial PMA needs the interaction between ultra-thin films with a few layers of atom, which may induce large process variation even with the most advanced process tools for deposition, annealing, and etching. This will cause circuit functional failures due to the deviations of oxide barrier thickness (t_{ox}), free layer thickness (t_{sl}) and TMR ratio. The promise of PMA-MTJ for high-density memory needs the nanopillar size smaller than 40 nm [20,21], for this purpose, the oxide barrier should be as thin as possible to reduce the resistance area product (RA) of PMA-MTJ. This will drive serious time-dependent dielectric breakdown (TDDB) failures considering the process variation [22,23]. These challenges are limiting STT-MRAM and all-spin logic devices from research and development to apply widely to commercial products and attract significant research efforts from both academics and industries.

In this paper, we first present the origin of related failures of PMA-MTJ for STT-MRAM use and then propose some eventual solutions based on the analysis. The content will be organized as follows: in the next section, we will analyze the failure issues related to the nanofabrication of PMA-MTJ including device deposition, annealing for material crystallization and nanopillar etching; in Section 3, TDDB failures will be analyzed and at last we propose some solutions to tolerate the failures from the circuit and system functional errors.

2. Failure Issues due to Nanofabrication of Magnetic Tunnel Junction Nanopillar with Perpendicular Magnetic Anisotropy

The nanofabrication of PMA-MTJ is based on standard back-end CMOS technology, but it needs additional specific processes. For example, we need the growth of ultra-thin multilayers with a high quality tunnel barrier and precise crystallization matching of ferromagnetic layers to obtain giant TMR ratios and strong PMA. For this purpose, an ultra-high resolution sputtering machine is required. If the process resolution cannot meet the requirements, the large distribution of magnetic and electrical properties may occur, which will lead to poor performance of PMA-MTJ nanopillars. Figure 2 depicts the typical MTJ device fabrication process.




Figure 2. Typical flow of magnetic tunnel junction (MTJ) device fabrication, which mainly comprises stack deposition, patterning, etching dielectric encapsulation, and connecting.

2.1. Failure Issues Caused by Deposition Variation

In the process of PMA-MTJ deposition, magnetron sputtering is one of the most advanced tools, which is commonly used in industry, as it provides high growth rate, relatively good yield, and precise thickness control over 300 mm wafer [24]. However, PMA-MTJ based on interfacial effects still suffers

from significant failure issues due to the variation of thickness and uniformity under 1 nm or with a few layers of atoms.

Compared with in-plane magnetic anisotropy based MTJ, PMA-MTJ with interfacial magnetic anisotropy is more sensitive to the thickness variation, as it comes from the hybridization of atoms in the two interfaces MgO/CoFeB/Capping layer [15,16]. Both experiments and first-principles calculations have shown that the production of interfacial PMA matters with a certain thickness of ferromagnetic film and capping layer, which is usually a few atoms [10,16,25–27]. For instance, in order to trigger a MTJ's easy axis from in-plane to out-of-plane direction, thinner ferromagnetic film, *i.e.*, less than 1.5 nm in the case of CoFeB/MgO structure, should be deposited [10]. In addition, other magnetic properties, including the offset field and thermal budgets, could be tunable by adjusting the relevant thickness of the individual layers in synthetic antiferromagnetic (SAF) structure, which is mainly because a thickness-dependent co-tuning of exchange coupling of the SAF [28,29].

During the deposition process, uniformity or surface roughness is another critical parameter requiring optimization. The uniformity of $\pm 2\%$ could be obtained by commercialized sputtering system [30]. As shown in Figure 3, the MTJ stack, whose free and SAF reference layers separated by an ultra-thin 0.88 nm MgO tunnel barrier, was deposited by Anelva HC7100 sputtering equipment (Canon, Kawasaki, Japan). In this structure, a high resolution of roughness can be recognized clearly: a pinhole (indicated by the red circle), which is a high-conductance path between two ferromagnetic layers through the oxide barrier, is formed [31]. Figure 4 illustrates that the subsequent CoFeB particles fill in the concave of rough MgO barrier, allowing current go through the metallic contact rather than the barrier, resulting in the degradation of TMR. Thus, unexpected switching may occur during both the writing and reading operations. For the nanoscale MTJ, of which the dimension is quite comparable to that of pinhole, the existence of pinholes could also cause breakdown of MTJ barrier [32], which will be discussed in Section 3 in detail.




Figure 3. Cross-section image of MTJ stack by transmission electron microscope (TEM), which contains free and synthetic antiferromagnetic (SAF) reference layers separated by ultra-thin 0.88 nm MgO tunnel barrier. This sample was prepared by Anelva HC7100 sputtering equipment. A pinhole exists in the ultra-thin oxide barrier due to rough deposition of MgO, indicated by the red circle.

In order to control the thickness variation and the uniformity of ultra-thin films, argon pressure, target power, and target to sample distance should be optimized [33]. Experiments exhibited that Ar pressure during sputtering plays a significant role in obtaining high-quality ultra-thin films. When

pressure is maintained around 4 mTorr during MgO sputtering, the highest intensity peak appeared in an X-ray diffraction (XRD) spectra, which means a promising single-crystallization of MgO [34]. Relatively low Ar pressure helps to avoid the scattering of ejected target materials and, consequently, reduces roughness and thickness variation. However, exceedingly low argon pressure reduces the ionization probability, as well as the deposition rate. Thus, it is essential to balance the argon pressure for reducing the thickness variation of ultra-thin films to avoid the failure of MTJ devices. Previous studies have emphasized the interfaces between CoFeB and MgO play an important role in PMA-MTJ [10]. In addition to the deposition parameters mentioned above, reactive sputtering of the Mg target with an O₂ atmosphere is another approach to get a good crystallization lattice match between CoFeB and (001) MgO texture [35,36].




Figure 4. Schematic diagram of the generation of a pinhole. It originates from the rough MgO layer, formed by CoFeB deposition upon defective MgO. The existence of pinholes shunts the current, resulting in the degradation of tunnel magneto-resistance ratio (TMR), and may even cause breakdown.

2.2. Failure Issues Caused by Annealing Parameters

Following the deposition of ultra-thin films, annealing treatment will be applied to obtain perfect lattice structure. In this process, *in situ* annealing using rapid thermal annealing (RTA) method without magnetic field, is often used to obtain a crystalline (001)-oriented MgO tunneling barrier [37,38]. Subsequently *ex situ* annealing (or post-deposition annealing) at temperature T_{ex} 250–450 °C under magnetic field H in a vacuum chamber will be implemented to get better crystallization [39] in both CoFeB layer and MgO barrier.

The magnetic characteristics as well as electrical properties of MTJ nanopillars are strongly influenced by the process variation of *ex situ* annealing treatments. Previous work has demonstrated that the performance of MTJ improves monotonically while starting to increase the annealing parameters (such as T_{ex} , H or annealing times). At certain condition, the best performance could be achieved, then decays when exceeding the optimum parameters. Hence, we can divide annealing treatments into three stages: insufficient annealing, optimum annealing, and over-annealing. However, the optimum annealing parameters to get the best magnetic characteristics and the electrical properties do not coincide at the same time.

Since annealing process improves crystallization as well as the interface of ultra-thin films, an *ex situ* annealing process with a certain annealing temperature over a period of time is implemented to enhance PMA [40]. As the magnetic curves shown in Figure 5, reasonable annealing time (60 min, red curve) produced higher M_s and lower H_{sat} , which means stronger perpendicular magnetization in a typical PMA-MTJ structure of substrate/Ta/MgO/CoFeB/Ta. The up-trend of performance (40 to 60 min) is ascribed to the B absorption by Ta capping layer, leading to a higher K_{eff} (the effective anisotropy energy density), while the decrease in the case of over-annealing (90 min) is due to the formation of additional magnetic dead layer and intermixing at the Ta/CoFeB interface [41].

With regard to TMR ratio, it is dominated by the coherent tunneling Δ_1 states of both the MgO tunnel barrier and CoFeB ferromagnetic layers, which gives rise to higher tunneling spin polarization (TSP) [42]. Therefore, it is critical to crystalize the amorphous CoFeB into bcc (001) texture with (001) MgO as template during *ex situ* [43]. However, the structure of CoFeB adjacent to MgO barrier is

observed changing from bcc to boride structure due to over-annealing, resulting in the lattice mismatch between barrier and ferromagnetic layers, as well as the degradation of TMR ratio [44]. In addition, inter-diffusion of elements during *ex situ* annealing also leads to rough interfaces [45], attenuation of magnetic characteristics and TMR ratio decreasing, which would cause serious failure issues that cannot be ignored.




Figure 5. Magnetic curves (measured by NanoMOKE) of MTJ stacks annealed at different annealing times. The film stack of substrate/Ta(3)/MgO(1)/CoFeB(1.1)/Ta(1.5)/Ru(5)/Ta(5) (units in nm) deposited by magnetic sputtering processing are *ex situ* annealed at 300 °C for different annealing times (40, 60 and 90 min) with perpendicular $H = 0.775$ T in a high vacuum chamber.

Beyond that, there is an extra thermal treatment when integrating MTJs with standard back-end-of-line (BEOL) CMOS processing. As the appropriate annealing temperature is lower than 400 °C, which is the standard CMOS BEOL temperature, MTJs would be overheating after the BEOL process [46]. To enhance thermal tolerance, simultaneously to keep high TMR ratio and low RA, the optimization on MTJ device structure has attracted lots of attention. Co/Pt multilayer-based synthetic ferromagnetic (SyF) reference layers [47,48] and double CoFeB/MgO interface structure [43,49] have proved effective to get a high TMR ratio above 400 °C required for CMOS BEOL.

2.3. Failure Issues Caused by Etching Methods

After magnetic films deposition, annealing and optical lithography process, another tough task is MTJ etching, which has an important influence on the quality of devices. To obtain vertical profiles and high-performance MTJ, advanced etching techniques have received particular attention, among which the typical ones include ion milling (ion beam etching, IBE), reactive ion etching (RIE), and inductively-coupled plasma (ICP) [50,51]. For MTJ etching process, several issues may cause the failure: sidewall redeposition, magnetic layer damage, or corrosion, and critical dimension (CD) control. We categorize the failure of MTJ etching on different etching methods and try to give corresponding solutions.

The IBE technique is used as a versatile technology for patterning almost all materials and it is the mainstream tool for the MTJ fabrication in hard-disk industries. The Ar ion beam can be ionized and accelerated in chamber, and subsequently bombarded onto the surface of thin films energetically, which means no chemical reaction involved to cause magnetic film corrosion. However, it suffers a low selectivity between different materials, which makes the choice of hard mask a critical issue. In addition to its low degree of selectivity, the two main drawbacks of IBE are the redeposition issue and shadowing effect [52,53], which may cause electrical shorts and have a limitation on high-density integrations.

As shown in Figure 6a, removed atoms diffuse around the pillar and may attach onto its sidewall. In this case, metallic particles on MgO tunnel barrier drives ohmic conduction [54], which may largely decrease the TMR ratio, and even cause a device short failure. Wafer tilt and rotation (Figure 6b) have

been introduced to solve this problem [52], whereas the shadow effect consequently happens, as shown in Figure 7. Experiments shown that a 30° – 50° wafer-tilt angle make IBE perform better in controlling the profile of nanopillars [55]. In this case, the minimum space between each pillar should arrange from 67 to 138 nm based on the assumption that the height of pillar is 80 nm, limiting its application in high-density array patterning. Meanwhile, low-angle etching for sidewall cleaning has a detrimental effect on controlling the critical dimension. Thus, the angle is a crucial matter to this trade-off dilemma. Chun *et al.*, obtained a nearly vertical PMA-MTJ side profile by implementing a multi-step etching process. In detail, researchers alternated a periodic low-angle ($\theta = 45^\circ$) etching step and higher angle ($\theta = 60^\circ$) etching. The low angle guaranteed a relatively high etching rate while the higher etching angle was used to clean sidewall residues [55].




Figure 6. Schematic illustration of (a) short-circuit caused by redeposition with no tilt and rotation; (b) cleaned sidewall with beam angle and rotation.




Figure 7. Etching shadow effect with beam angle θ , which is defined as the angle between incident beam and the normal direction of the wafer. The minimum distance between two nanopillar is determined by the height of the pillar and the beam angle.

With respect to reactive ion etching, it is a common method for MTJ etching in semiconductor industries. It provides high throughputs and good selectivity between different materials. Fluorine- or chlorine-containing gases such as chlorine, bromine, and carbonyl are used as the typical reactive gases in RIE, which have high chemical activity. In the RIE process, both physical sputtering and chemical reaction are involved, leading to a relatively high etching rate and good selectivity. However, halogen-based chemicals cause corrosion, due to the non-volatile etching compounds adhering to the ferromagnetic metals [56]. In order to enhance the volatility of the byproducts, processing temperature over 350°C is implemented [57,58], which is hazardous for high-performance MTJs. DC pulse-biased ICP etching conducted by Yang *et al.* [59] proved to be efficient to reduce the redeposition. By introducing a 60% duty ratio of the DC pulse, decreased residue layer thickness was observed in CoPt/MgO/CoFeB structures compared to that etched with radio frequency continuous wave (RF CW) biasing. This is because during the DC pulse on time, the mono-energetic ions enhance the removal of volatile byproducts produced during the DC pulse off

time. In addition, improved etch selectivities of the magnetic layers against the W capping layer were observed with increasing DC bias voltage.

In the end of 1990s, inductively-coupled plasma (ICP) emerged for adapting a higher aspect ratio and higher etching selectivity in the etching technique, which enhances the density of reactive plasma by adding a top RF source [60,61]. As shown in Figure 8, nearly vertical side profile is observed due to precise control over the plasma's density and energy. Meanwhile, Me-OH and Ar/Me-OH mixtures have been widely investigated as candidates for their high selectivity against the magnetic metal and hard mask (e.g., Ta/W), combining with non-corrosiveness [62,63]. As the introduction of C-O-based chemistries, ferromagnetic layers could be oxidized during etching, resulting in the degradations of magnetic properties and reduction in TMR ratio [54]. Kinoshita *et al.*, investigated this degradation and proposed post-etching recovery treatment for the CoFeB/MgO-based MTJ by using reductive He/H₂ plasma to reduce the oxide [64,65]. In their study published in 2014, a TMR ratio of 102% was achieved, which is 5% higher than that of the sample without the He/H₂ treatment.




Figure 8. Cross-section image of MTJ stack by scanning electron microscope (SEM), which is etched by inductively-coupled plasma (ICP), shows few redeposition and good device profile.

Considering the pros and cons of each etching technique, using IBE and RIE-ICP in combination has proven to be effective in both laboratories and industries. In detail, ICP is used to transfer the pattern from electron beam lithography (EBL) photoresist to the hard mask in the first step due to the high reactive selectivities of ICP. Then, multilayers of MTJ should be etched by IBE with different etching angles, followed with some recovery treatments to get better profiles.

3. Failure Issues Due to Oxide Barrier Breakdown

High-speed access is an advantageous merit of STT-MRAM compared to other non-volatile memories based on phase change materials and oxide materials [7]. Recently, a 3.3 ns-access-time was demonstrated in [66], while the write potential V_w was 0.9 V. In this study, a higher access speed comes from a higher V_w , which will threaten the lifetime of devices and cause reliability issues. The widely recognized criterion to determine the MTJ's lifetime and reliability is the time-dependent dielectric breakdown (TDDB), referring to the physical phenomenon where a dielectric, stressed with a constant electric field lower than the breakdown strength (defined as the breakdown voltage when the lifetime is shorter than 10^{-10} s) such as 1.0 V for 0.85 nm MgO as shown in Figure 9 [67], will still breakdown after a certain period of time [68]. In this case, the resistance of a dielectric drops to be more conductive.




Figure 9. Estimated lifetime of dielectric breakdown *versus* applied bias voltage with different thickness of MgO oxide barrier.

In the previous work, two distinct breakdown mechanisms were observed: intrinsic breakdown and extrinsic breakdown [32]. The intrinsic breakdown shows the characteristic that an abrupt decrease resistance occurs when a critical current through the barrier, due to the interaction between the dipole moment of a bond and the applied field [69]. This type of electric breakdown shall be called “hard” breakdown, which could be fitted with the *E*-model. In this model, the lifetime of MTJ could be described in Equation below [70]:

$$\ln(TF) \propto \frac{\Delta H_0}{k_B T} - \gamma E_{ox} \quad (3)$$

where TF is the time to failure, ΔH_0 is the enthalpy of activation, $E_{ox} = V_{ox}/t_{ox}$ is the electric field in the oxide, and γ is the field acceleration parameter. The equation presented above shows that the thickness of oxide barrier has an important effect on the lifetime of MTJ. Figure 9 shows that the lifetime of MTJ decreases by increasing the stress voltage V_{ox} and decreasing the oxide barrier t_{ox} . As the lifetime of MTJ is extremely sensitive to the oxide barrier thickness and, hence, any variations of the oxide barrier thickness can have an important impact on the reliability of MTJ.

However, as discussed in Section 2, even the most advanced sputtering system may cause more than 2% nonuniformity during the deposition and this can be accumulated for the multi-layer deposition. As the cross-section images shown in Figure 10, the oxide barrier exhibits different thicknesses for different dies of the same wafer, while the nominal thickness is 1 nm.




Figure 10. Cross-section image of MTJ stack by transmission electron microscope (TEM), sputtered by Anelva HC7100 sputtering equipment. Multilayers with different ultra-thin MgO oxide barrier thickness: (a) 0.86 nm and (b) 1.07 nm, respectively, while the nominal thickness is 1 nm.

In addition to the different TMR ratio and the resistance area product (RA) caused by the variation of oxide barrier thickness, the lifetime of MTJ is also related to it. It is worth noting that the lifetime of MTJ would be significantly overestimated if we do not consider the oxide process variation.

Extrinsic breakdown is another type of breakdown mechanism, also called “soft” breakdown (SBD), which has a slower decline in resistance compared with HBD. Theoretically, the existence of pinholes in the oxide barrier drives a conductance path when an electric current across the MTJ pillar. The ohmic heating around the circumference of a pinhole accelerates its growth until the breakdown occurs [32]. The major difference between SBD and HBD is that the former is related to the barrier imperfection, whereas the latter occurs in a well-formed tunneling barrier. According to the previous TDDB analysis based on the in-plane MTJs, SBD was observed in a few percent of devices and can be nearly neglected. However, the properties of PMA-MTJ is much more sensitive to the interfaces of CoFeB/MgO as the perpendicular magnetic anisotropy here is an intrinsically interfacial effect. It means that the interface quality of the multilayers has important implications for the magnetic properties such as PMA and TMR. Thus, the existence of pinholes becomes a major issue to investigate the breakdown failure mechanism of PMA-MTJ. In addition, annealing process caused TDDB could be classified as SBD. A decreasing breakdown voltage was observed with overannealing temperature (higher than 400 °C), which is mainly because of ferromagnetic material diffusion towards the barrier interface and sacrificing barrier quality [71].

In order to avoid breakdown during STT-MRAM operation, researchers should optimize deposition conditions and the annealing process as mentioned in Section 2. Meanwhile, structure improvement offers a new idea to optimize the breakdown voltage. Hu *et al.*, reported that about 0.7 V $V_{breakdown}$ was achieved with double tunnel barriers compared to that of 0.2 V with conventional single tunnel barrier devices [72].

4. Failure Tolerant Design Techniques

Failure tolerance by manufacturing process aims to reduce the failure rate from fabrication point of view. Unfortunately, we can only optimize it and it is unable to overcome this issue definitively due to the small size of PMA-MTJ nanopillar and its interfacial effects between some layers of atoms. Thereby, failure tolerance at the circuit or system level is required to eliminate the failures and allow the integrated circuits to be functional. This method is currently become a hot topic for the non-volatile memory community, as it is more efficient and cost effective [73].

From the circuit or system design point of view, failures can be classified into two categories based on the physical nature, including soft failure (e.g., wrong signal) and hard failure (e.g., device damage) [17,74–76]. The former is mostly related to the environment fluctuations or intrinsic physical mechanisms, like thermal stability, radiation and stochastic switching property. These failures are temporary and can be corrected by a new signal. The latter is mainly caused by the process imperfection (e.g., deposition variation, over annealing and etching, etc., as analyzed above) as well as oxide barrier breakdown (TDDB) [17,23,75]. These failures are persistent and uncorrectable, but generally can be detected (e.g., built-in self-test) after chip fabrication or by online test during usage. Then corresponding circuit or system level techniques (e.g., built-in self-repair) can be employed to tolerate them [77,78]. When employing MTJ in real applications, these failures should be seriously addressed to guarantee the product yield and reliability.

Generally, soft and hard failures are addressed separately in practice. As discussed above, the hard failures are persistent and can be detected. Therefore, we can tolerate these hard failures based on the detection information (failure bit-map). One of the intuitive and direct techniques is to mask the hard failures with redundancy, which means replacing the cells (in hard failures) with good ones [78,79]. As shown in Figure 11 is an example to illustrate the concept. Assume there is a 7×7 array with seven hard failures, two redundant rows (SR0 and SR1) and columns (SC0 and SC1). Considering the repair-most algorithm [80], then SR0 is used to replace the R6, SR1 to repair R4, SC0 and SC1 are used to replace C5 and C6, respectively. Unfortunately, two hard failures (cell (R3,C2) and cell (R5,C4))

remain un-repaired after all the redundant rows/columns are consumed, resulting in repair failure. If we want to achieve a 100% repair rate, two additional redundant rows or columns are required. This technique is rather robust to tolerate hard failure; however, one of the most critical problems with this technique is that it is rather redundancy-greedy, leading to huge hardware overhead. To alleviate the hardware overhead issue, many optimization techniques have been proposed. Benso *et al.* [81] proposed to replace only the individual cells (with hard failures) instead of the whole row/column by sacrificing the access complexity. Lu *et al.* [82] proposed a synergistic approach to tradeoff between the hardware overhead and access complexity. The concept is to replace the row/column containing more than two hard failures with a new row/column, but to mask the isolated hard failures by bit flipping.

There are mainly four soft failure sources [17,83–85], including write failure due to the intrinsic stochastic STT-driven MTJ switching mechanism, retention failure due to limited thermal stability, radiation effects, and read disturbances due to the large read currents for enough sensing margin. Correspondingly, researchers have proposed techniques to tolerate these failures. For example, Lakys *et al.* [86] and Suzuki *et al.* [87] proposed self-check write circuits to avoid the stochastic STT-driven MTJ switching effect by utilizing a write-verify operation. The concept is that the write circuit performs a read (or verify) operation after each write operation and executes a second write operation if the data stored in the MTJ is different from the intended input one. Kang *et al.* [88] proposed a novel read circuits to address the read disturbance issue by accurately clamping the read current. With a current conveyor, the read current flowing though the MTJ is accurately clamped, thus the read disturbance can be well controlled. However, it should be noted that all these circuit-level design techniques cannot eliminate the soft failures completely. Therefore, system-level design techniques are generally indispensable. As we know, soft failures are temporary and unpredictable. Techniques to tolerate the soft failures should cover all the possibilities.




Figure 11. Schematic of the hard failure repair technique with redundancy.

Error correction code (ECC) is one of the most popular system-level techniques [89–91] and is rather robust against soft failures by introducing redundant parity check bits. Figure 12 shows the relationship between the raw failure rate and the final failure rate after applying ECC, given a specific codeword size (e.g., 256 bits). Here t is the failure correction capability of ECC (it denotes the maximum failures that an ECC correct). As can be seen, the final failure rate decreases dramatically as t grows. However, it should be noted that the performance overhead (area and latency) also greatly increases as

t (or raw failure rate) grows. Therefore, combining circuit- and system-level design techniques is the most preferable strategy for tolerating soft failures, in which circuit level techniques are employed to reduce the raw failure rate while system level techniques are utilized to correct the remaining failures.




Figure 12. Final failure rate after applying Error correction code (ECC) (with codeword length of 256 bits).

5. Conclusions

In conclusion, this paper presents a detailed analysis on the failure origin of PMA-MTJ nanopillars. We identified that the interfacial PMA is extremely sensitive to the nanofabrication process and becomes the major cause of process variation, deep sub-micron MTJ nanopillars suffer from the TDDB failure issue due to the low RA requirements and there is no efficient solution to make perfect, large device arrays. Based on this analysis, we proposed a number of methods to reduce the failure rate, from the point of view ultra-thin film deposition. With regard to the introduction of correcting mechanisms at the circuit and system level read speed, as well as capacity, of STT-MRAM must be affected. Hence, the refinement and optimization of multi thin film interaction should be made during fabrication to minimize process variation. This work would help both the academics and industries to understand the critical issues of STT-MRAM behind its great advantages in terms of power, speed, endurance, and non-volatility, etc.

Acknowledgments: The authors gratefully acknowledge the International Collaboration Project 2015DFE12880 from the Ministry of Science and Technology in China, China Postdoctoral Science Foundation (2015M570024), and National Natural Science Foundation of China (Grant No. 61571023, 61501013 and 61471015), Beijing Municipal of Science and Technology (Grant No. D15110300320000) for their financial support of this work. Weisheng Zhao and Lirida Alves De Barros Naviner thank the support of the French National research Agency (ANR) as part of the Investissement d’Avenir program, through ANR-11-IDEX-0003-02.

Author Contributions: Weisheng Zhao conceived the idea for this paper and supervised the work. Xiaoxuan Zhao prepared all the figures. You Wang and Lirida Alves de Barros Naviner conceived and performed the time-dependent dielectric breakdown (TDDB) modelling. Mengxing Wang and Yu Zhang performed TEM and SEM images, Shouzhong Peng and Dafine Ravelosona provided theoretical analysis of PMA. Boyu Zhang, Kaihua Cao, Lezhi Wang and Qian Shi contributed to the analysis of sputtering, annealing, etching and TDDB respectively. Wang Kang and Jacques-Olivier Klein proposed the failure tolerant design techniques. Weisheng Zhao, Xiaoxuan Zhao, Boyu Zhang, Kaihua Cao, Lezhi Wang, Qian Shi and Wang Kang wrote the paper.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Kim, N.S.; Austin, T.; Baauw, D.; Mudge, T.; Flautner, K.; Hu, J.S.; Irwin, M.J.; Kandemir, M.; Narayanan, V. Leakage current: Moore's law meets static power. *Computer* **2003**, *36*, 68–75.
2. Zhao, W.S.; Prenat, G. *Spintronics-Based Computing*; Springer: Berlin, Germany, 2015.
3. Wang, Y.Q.; Liu, Y.; Li, S.; Zhang, D.; Zhao, B.; Chiang, M.F.; Yan, Y.; Sai, B.; Yang, Y.Z. A 3us wake-up time nonvolatile processor based on ferroelectric flip-flops. In Proceedings of the IEEE ESSCIRS, Bordeaux, France, 17–21 September 2012.
4. Xue, C.J.; Zhang, Y.; Chen, Y.; Sun, G.; Yang, J.J.; Li, H. Emerging non-volatile memories: Opportunities and challenges. In Proceedings of the IEEE Hardware/Software Codesign and System Synthesis, Taipei, Taiwan, 9–14 October 2011.
5. Kang, W.; Zhang, Y.; Wang, Z.H.; Klein, J.-O.; Chappert, C.; Ravelosona, D.; Wang, G.F.; Zhang, Y.; Zhao, W.S. Spintronics: Emerging ultra-low-power circuits and systems beyond MOS technology. *ACM J. Emerg. Technol. Comput. Syst.* **2015**, *12*. [[CrossRef](#)]
6. Chappert, C.; Fert, A.; Nguyen van Dau, F. The emergence of spin electronics in data storage. *Nat. Mater.* **2007**, *6*, 813–823. [[CrossRef](#)] [[PubMed](#)]
7. Wong, H.S.P.; Salahuddin, S. Memory leads the way to better computing. *Nat. Nanotechnol.* **2015**, *10*, 191–194. [[CrossRef](#)] [[PubMed](#)]
8. Sun, J.Z.; Koch, R.H.; Kuan, T.S.; Katine, J.A. Spin angular momentum transfer in a current-perpendicular spin-valve nanomagnet. *SPIE Proc.* **2004**, *5359*. [[CrossRef](#)]
9. Zhao, W.S.; Belhaire, E.; Mistral, Q.; Chappert, C.; Javerliac, V.; Dieny, B. Macro-model of spin-transfer torque based magnetic tunnel junction device for hybrid Magnetic-CMOS design. In Proceedings of IEEE International Behavioral Modeling and Simulation Workshop, San Jose, CA, USA, 14–15 September 2006.
10. Ikeda, S.; Miura, K.; Yamamoto, H.; Mizunuma, K.; Gan, H.D.; Endo, M.; Kanai, S.; Hayakawa, J.; Matsukura, F.; Ohno, H. A perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction. *Nat. Mater.* **2010**, *9*, 721–724. [[CrossRef](#)] [[PubMed](#)]
11. Worledge, D.C.; Hu, G.; Abraham, D.W.; Sun, J.Z.; Trouilloud, P.L.; Nowak, J.; Brown, S.; Gaidis, M.C.; O'Sullivan, E.J.; Robertazzi, R.P. Spin torque switching of perpendicular Ta|CoFeB|MgO-based magnetic tunnel junctions. *Appl. Phys. Lett.* **2011**, *98*. [[CrossRef](#)]
12. Su, L.; Zhang, Y.; Klein, J.; Zhang, Y.; Bournel, A.; Fert, A.; Zhao, W. Current-limiting challenges for all-spin logic devices. *Sci. Rep.* **2015**, *5*. [[CrossRef](#)] [[PubMed](#)]
13. Kent, A.D.; Worledge, D.C. A new spin on magnetic memories. *Nat. Nanotechnol.* **2015**, *10*, 187–191. [[CrossRef](#)] [[PubMed](#)]
14. Chatterjee, J.; Tahmasebi, T.; Swerts, J.; Kar, G.S.; de Boeck, J. Impact of seed layer on post-annealing behavior of transport and magnetic properties of Co/Pt multilayer-based bottom-pinned perpendicular magnetic tunnel junctions. *Appl. Phys. Express* **2015**, *8*. [[CrossRef](#)]
15. Yang, H.X.; Chshiev, M.; Dieny, B. First-principles investigation of the very large perpendicular magnetic anisotropy at Fe|MgO and Co|MgO interfaces. *Phys. Rev. B* **2011**, *84*. [[CrossRef](#)]
16. Peng, S.Z.; Wang, M.X.; Yang, H.; Zeng, L.; Nan, J.; Zhou, J.Q.; Zhang, Y.G.; Hallal, A.; Chshiev, M.; Wang, K.L.; et al. Origin of interfacial perpendicular magnetic anisotropy in MgO/CoFe/metallic capping layer structures. *Sci. Rep.* **2015**, *5*, 18173. [[CrossRef](#)] [[PubMed](#)]
17. Zhao, W.S.; Zhang, Y.; Devolder, T.; Klein, J.O.; Ravelosona, D.; Chappert, C.; Mazoyer, P. Failure and reliability analysis of STTM-RAM. *Microelectron. Reliab.* **2012**, *52*, 1848–1852. [[CrossRef](#)]
18. Min, T.; Chen, Q.; Beach, R.; Jan, G.; Horng, C.; Kula, W.; Torng, T.; Tong, R.; Zhong, T.; Tang, D.; et al. A study of write margin of S characterization of growth pin torque transfer magnetic random access memory technology. *IEEE Trans. Magn.* **2010**, *46*, 2322–2327. [[CrossRef](#)]
19. Kar, G.S.; Kim, W.; Tahmasebi, T.; Swerts, J.; Mertens, S.; Heylen, N.; Min, T. Co/Ni based p-MTJ stack for sub-20 nm high density stand alone and high performance embedded memory application. In Proceedings of IEEE International Electron Devices Meeting, San Francisco, CA, USA, 15–17 December 2014.

20. Sun, J.Z.; Brown, S.L.; Chen, W.; Delenia, E.A.; Gaidis, M.C.; Harms, J.; Hu, G.; Jiang, X.; Kilaru, R.; Kula, W.; et al. Spin-torque switching efficiency in CoFeB-MgO based tunnel junctions. *Phys. Rev. B* **2013**, *88*, 104426. [CrossRef]
21. Chun, K.C.; Zhao, H.; Harms, J.D.; Kim, T.; Wang, J.; Kim, C.H. A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory. *IEEE J. Solid State Circuits* **2013**, *48*, 598–610. [CrossRef]
22. Amara-Dababi, S.; Sousa, R.C.; Chshiev, M.; Bea, H.; Alvarez-Herault, J.; Lombard, L.; Prejbeanu, I.L.; Mackay, K.; Dieny, B. Charge trapping-detrapping mechanism of barrier breakdown in MgO magnetic tunnel junctions. *Appl. Phys. Lett.* **2011**, *99*, 083501. [CrossRef]
23. Dimitrov, D.V.; Gao, Z.; Wang, X.; Jung, W.; Lou, X.; Heinonen, O.G. Dielectric breakdown of MgO magnetic tunnel junctions. *Appl. Phys. Lett.* **2009**, *94*, 123110. [CrossRef]
24. Keavney, D.; Falco, C. Deposition Techniques for Magnetic Thin Films and Multilayers. In *Magnetic Interactions and Spin Transport*, 1st ed.; Chtchelkanova, A., Wolf, S.A., Idzerda, Y., Eds.; Springer US: New York, NY, USA, 2003; p. 445.
25. Lee, D.S.; Chang, H.T.; Cheng, C.W.; Chern, G. Perpendicular magnetic anisotropy in MgO/CoFeB/Nb and a comparison of the cap layer effect. *Magn. IEEE Trans.* **2014**, *50*, 1–4. [CrossRef]
26. Yamanouchi, M.; Koizumi, R.; Ikeda, S.; Sato, H.; Mizunuma, K.; Miura, K.; Ohno, H. Dependence of magnetic anisotropy on MgO thickness and buffer layer in Co₂₀Fe₆₀B₂₀-MgO structure. *J. Appl. Phys.* **2011**, *109*, 07C712. [CrossRef]
27. Hallal, A.; Yang, H.X.; Dieny, B.; Chshiev, M. Anatomy of perpendicular magnetic anisotropy in Fe/MgO magnetic tunnel junctions: First-principles insight. *Phys. Rev. B* **2013**, *88*. [CrossRef]
28. Gottwald, M.; Kan, J.J.; Lee, K.; Zhu, X.; Park, C.; Kang, S.H. Scalable and thermally robust perpendicular magnetic tunnel junctions for STT-MRAM. *Appl. Phys. Lett.* **2015**, *106*, 32413. [CrossRef]
29. Park, C.; Kan, J.; Ching, C.; Ahn, J.; Xue, L.; Wang, R.; Kontos, A.; Liang, S.; Bangar, M.; Chen, H.; et al. Systematic optimization of 1 Gbit perpendicular magnetic tunnel junction arrays for 28 nm embedded STT-MRAM and beyond. In Proceeding of the 2015 IEEE International Conference on Electron Devices Meeting (IEDM), Washington, DC, USA, 7–9 December 2015.
30. O’Sullivan, E.J. Magnetic Tunnel Junction-Based MRAM and Related Processing Issues. Available online: [http://domino.research.ibm.com/library/cyberdig.nsf/papers/0753EECAF4B315BC85256FAA0054EA91/\\$File/rc23525.pdf](http://domino.research.ibm.com/library/cyberdig.nsf/papers/0753EECAF4B315BC85256FAA0054EA91/$File/rc23525.pdf) (accessed on 7 January 2016).
31. Swagten, H.J.M. Spin-Dependent Tunneling in Magnetic Junctions. In *Handbook of Magnetic Materials*; Buschow, K.H.J., Ed.; Elsevier: Amsterdam, The Netherlands, 2003; Volume 15, pp. 45–48.
32. Oliver, B. Two breakdown mechanisms in ultrathin alumina barrier magnetic tunnel junctions. *J. Appl. Phys.* **2004**, *95*, 1315. [CrossRef]
33. Se, Y.; Lee, C.; Shapiro, A.J., Jr.; Egelhoff, W.F.; Vaudin, M.D.; Ruglovsky, J.L.; Mallett, J.; Pong, P.W.T. X-ray diffraction study of the optimization of MgO growth conditions for magnetic tunnel junctions. *J. Appl. Phys.* **2008**, *103*. [CrossRef]
34. Shin, I.; Min, B.; Hong, J.; Shin, K. Consistent Relationship between the tunnel magnetoresistance of CoFeB/MgO/CoFeB Junctions and X-Ray Diffraction Properties. *IEEE Trans. Magn.* **2009**, *45*, 2393–2395. [CrossRef]
35. Choi, Y.S.; Nagamine, Y.; Tsunekawa, K.; Maehara, H.; Djayaprawira, D.D.; Yuasa, S.; Ando, K. Effect of Ta getter on the quality of MgO tunnel barrier in the polycrystalline CoFeB/MgO/CoFe magnetic tunnel junction. *Appl. Phys. Lett.* **2007**, *90*, 012505. [CrossRef]
36. Meng, H.; Lum, W.H.; Sbiaa, R.; Lua, S.Y.H.; Tan, H.K. Annealing effects on CoFeB-MgO magnetic tunnel junctions with perpendicular anisotropy. *J. Appl. Phys.* **2011**, *110*. [CrossRef]
37. Chen, X.; Freitas, P.P. Magnetic tunnel junction based on MgO barrier prepared by natural oxidation and direct sputtering deposition. *Nano Micro Lett.* **2012**, *4*, 25–29. [CrossRef]
38. Wang, W.G.; Jordan-sweet, J.; Miao, G.X.; Ni, C.; Rumaiz, A.K.; Shah, L.R.; Fan, X.; Parsons, P.; Stearrett, R.; Nowak, E.R.; et al. In-situ characterization of rapid crystallization of amorphous CoFeB electrodes in CoFeB/MgO/CoFeB junctions during thermal annealing. *Appl. Phys. Lett.* **2009**, *95*. [CrossRef]
39. Maehara, H.; Nishimura, K.; Nagamine, Y.; Tsunekawa, K.; Seki, T.; Kubota, H.; Fukushima, A.; Yakushiji, K.; Ando, K.; Yuasa, S. Tunnel magnetoresistance above 170% and resistance—Area product of 1 Ω (μm)² attained by in situ annealing of ultra-thin MgO tunnel barrier. *Appl. Phys. Express* **2011**, *4*. [CrossRef]

40. Naik, V.B.; Meng, H.; Sbiaa, R. Thick CoFeB with perpendicular magnetic anisotropy in CoFeB-MgO based magnetic tunnel junction. *AIP Adv.* **2012**, *2*, 42182. [[CrossRef](#)]
41. Sinha, J.; Gruber, M.; Kodzuka, M.; Ohkubo, T.; Mitani, S.; Hono, K.; Hayashi, M. Influence of boron diffusion on the perpendicular magnetic anisotropy in Ta|CoFeB|MgO ultrathin films. *J. Appl. Phys.* **2015**, *117*, 43913. [[CrossRef](#)]
42. Hayakawa, J.; Ikeda, S.; Matsukura, F.; Takahashi, H.; Ohno, H. Dependence of giant tunnel magnetoresistance of sputtered CoFeB/MgO/CoFeB magnetic tunnel junctions on MgO barrier thickness and annealing temperature. *Jpn. J. Appl. Phys.* **2005**, *44*, L587–L589. [[CrossRef](#)]
43. Park, J.G.; Shim, T.H.; Chae, K.S.; Lee, D.Y.; Takemura, Y.; Lee, S.E.; Hong, J.P. Challenging issues for terra-bit-level perpendicular STT-MRAM. In Proceedings of IEEE International Electron Devices Meeting, San Francisco, CA, USA, 15–17 December 2014.
44. Yuasa, S.; Suzuki, Y.; Katayama, T.; Ando, K. Characterization of growth and crystallization processes in CoFeB/MgO/CoFeB magnetic tunnel junction structure by reflective high-energy electron diffraction. *Appl. Phys. Lett.* **2005**, *87*, 242503. [[CrossRef](#)]
45. Singh, B.B.; Chaudhary, S. Effect of MgO spacer and annealing on interface and magnetic properties of ion beam sputtered NiFe/Mg/MgO/CoFe layer structures. *J. Appl. Phys.* **2012**, *112*. [[CrossRef](#)]
46. Isogami, S.; Tsunoda, M.; Komagaki, K.; Sunaga, K.; Uehara, Y.; Sato, M.; Miyajima, T.; Takahashi, M. *In situ* heat treatment of ultrathin MgO layer for giant magnetoresistance ratio with low resistance area product in CoFeB/MgO/CoFeB magnetic tunnel junctions. *Appl. Phys. Lett.* **2008**, *93*. [[CrossRef](#)]
47. Sato, H.; Ikeda, S.; Fukami, S.; Honjo, H.; Ishikawa, S.; Yamanouchi, M.; Mizunuma, K.; Matsukura, F.; Ohno, H. Co/Pt multilayer based reference layers in magnetic tunnel junctions for nonvolatile spintronics VLSIs. *Jpn. J. Appl. Phys.* **2014**, *53*. [[CrossRef](#)]
48. Ikeda, S.; Sato, H.; Honjo, H.; Enobio, E.C.I.; Ishikawa, S.; Yamanouchi, M.; Fukami, M.; Kanai, S.; Matsukura, F.; Endoh, T.; et al. Perpendicular-anisotropy CoFeB-MgO based magnetic tunnel junctions scaling down to $1 \times \text{nm}$. In 2014 IEEE International Conference on Electron Devices Meeting (IEDM), San Francisco, CA, USA, 15–17 December 2014.
49. Honjo, H.; Sato, H.; Ikeda, S.; Sato, S.; Watanebe, T.; Miura, S.; Nasuno, T.; Noguchi, Y.; Yasuhira, M.; Tanigawa, T.; et al. 10 nm perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction with over 400°C high thermal tolerance by boron diffusion control. In Proceedin of the 2015 Symposium on VLSI Technology and Circuits, Kyoto, Japan, 16–18 June 2015.
50. Chen, E.; Schwarz, B.; Choi, C.J.; Kula, W.; Wolfman, J.; Ounadjela, K.; Geha, S. Magnetic tunnel junction pattern technique. *J. Appl. Phys.* **2003**, *93*, 8379–8381. [[CrossRef](#)]
51. Boullart, W.; Radisic, D.; Paraschiv, V.; Cornelissen, S.; Manfrini, M.; Yatsuda, K.; Nishimura, E.; Ohishi, T.; Tahara, S. STT MRAM patterning challenges. In Proceedings of SPIE Advanced Lithography, San Jose, CA, USA, 29 March 2013; Zhang, Y., Oehrlein, G.S., Lin, Q., Eds.; International Society for Optics and Photonics: Bellingham, WA, USA, 2013.
52. Takahashi, S.; Kai, T.; Shimomura, N.; Ueda, T.; Amano, M.; Yoshikawa, M.; Kitagawa, E.; Asao, Y.; Ikegawa, S.; Kishi, T.; et al. Ion-beam-etched profile control of MTJ cells for improving the switching characteristics of high-density MRAM. *IEEE Trans. Magn.* **2006**, *42*, 2745–2747. [[CrossRef](#)]
53. Sugiura, K.; Takahashi, S.; Amano, M.; Kajiyama, T.; Iwayama, M.; Asao, Y.; Shimomura, N.; Kishi, T.; Ikegawa, S.; Yoda, H.; et al. Ion beam etching technology for high-density spin transfer torque magnetic random access memory. *Jpn. J. Appl. Phys.* **2009**, *48*. [[CrossRef](#)]
54. Kinoshita, K.; Utsumi, H.; Suemitsu, K.; Hada, H.; Sugabayashi, T. Etching magnetic tunnel junction with metal etchers. *Jpn. J. Appl. Phys.* **2010**, *49*. [[CrossRef](#)]
55. Chun, S.; Kim, D.; Kwon, J.; Kim, B.; Choi, S.; Lee, S. Multi-step ion beam etching of sub-30 nm magnetic tunnel junctions for reducing leakage and MgO barrier damage. *J. Appl. Phys.* **2012**, *111*, 7C–722C. [[CrossRef](#)]
56. Jung, K.B.; Lambers, E.S.; Childress, J.R.; Pearton, S.J.; Jenson, M.; Hurst, A.T. High rate dry etching of Ni $0.8\text{Fe}0.2$ and NiFeCo. *Appl. Phys. Lett.* **1997**, *71*, 1255–1257. [[CrossRef](#)]
57. Vasile, M.J.; Mogab, C.J. Chemically assisted sputter-etching of permalloy using CO or CL $_2$. *J. Vac. Sci. Technol. A* **1986**, *4*, 1841–1849. [[CrossRef](#)]
58. Kinoshita, K.; Yamada, K.; Matsutera, H. Reactive ion etching of Fe-Si-Al alloy for thin film head. *IEEE Trans. Magn.* **1991**, *27*, 4888–4890. [[CrossRef](#)]

59. Yang, K.C.; Jeon, M.H.; Yeom, G.Y. A study on the etching characteristics of magnetic tunneling junction materials using DC pulse-biased inductively coupled plasmas. *Jpn. J. Appl. Phys.* **2015**, *54*. [[CrossRef](#)]
60. Matsutani, A.; Koyama, F.; Iga, K. Low bias voltage dry etching of InP by inductively coupled plasma using SiCl₄/Ar. *Jpn. J. Appl. Phys.* **1998**, *37*. [[CrossRef](#)]
61. Maeda, T.; Lee, J.W.; Shul, R.J.; Han, J.; Hong, J.; Lambers, E.S.; Hobson, W.S. Inductively coupled plasma etching of III-V semiconductors in BCl₃-based chemistries: I. GaAs, GaN, GaP, GaSb and AlGaAs. *Appl. Surf. Sci.* **1999**, *143*, 174–182. [[CrossRef](#)]
62. Kim, E.H.; Lee, T.Y.; Chung, C.W. Evolution of etch profile of magnetic tunnel junction stacks etched in a CH₃OH/Ar plasma. *J. Electrochem. Soc.* **2012**, *159*, H230–H234. [[CrossRef](#)]
63. Garay, A.A.; Choi, J.H.; Hwang, S.M.; Chung, C.W. Inductively coupled plasma reactive ion etching of magnetic tunnel junction stacks in a CH₃COOH/Ar gas. *ECS Solid State Lett.* **2015**, *4*, P77–P79. [[CrossRef](#)]
64. Kinoshita, K.; Yamamoto, T.; Honjo, H.; Kasai, N.; Ikeda, S.; Ohno, H. Damage recovery by reductive chemistry after methanol-based plasma etch to fabricate magnetic tunnel junctions. *Jpn. J. Appl. Phys.* **2012**, *51*. [[CrossRef](#)]
65. Kinoshita, K.; Honjo, H.; Fukami, S.; Sato, H.; Mizunuma, K.; Tokutome, K.; Murahata, M.; Ikeda, S.; Miura, S.; Kasai, N.; *et al.* Process-induced damage and its recovery for a CoFeB-MgO magnetic tunnel junction with perpendicular magnetic easy axis. *Jpn. J. Appl. Phys.* **2014**, *53*, 103001. [[CrossRef](#)]
66. Noguchi, H.; Ikegami, K.; Kushida, K.; Abe, K.; Itai, S.; Takaya, S.; Fujita, S. 7.5 Å 3.3 ns-access-time 71.2 μW/MHz 1 Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture. In Proceedings of the 2015 IEEE International conference on Solid-State Circuits Conference-(ISSCC), San Francisco, CA, USA, 22–26 February 2015.
67. Wang, Y.; Zhang, Y.; Deng, E.Y.; Klein, J.O.; Naviner, L.A.B.; Zhao, W.S. Compact model of magnetic tunnel junction with stochastic spin transfer torque switching for reliability analyses. *Microelectron. Reliab.* **2014**, *54*, 1774–1778. [[CrossRef](#)]
68. Van Beek, S.; Martens, K.; Roussel, P.; Donadio, G.; Swerts, J.; Mertens, S.; Groeseneken, G. Four point probe ramped voltage stress as an efficient method to understand breakdown of STT-MRAM MgO tunnel junctions. In 2015 IEEE International Conference on Proceedings of Reliability Physics Symposium (IRPS), Monterey, CA, USA, 19–23 April 2015.
69. McPherson, J.W.; Mogul, H.C. Underlying physics of the thermochemical E model in describing low-field time-dependent dielectric breakdown in SiO₂ thin films. *J. Appl. Phys.* **1998**, *84*, 1513–1523. [[CrossRef](#)]
70. Zhao, W.S.; Wang, Y.; Cai, H.; Naviner, L.; Zhao, X.X.; Zhang, Y.; Deng, E.Y.; Klein, J.O. Compact model of dielectric breakdown in spin transfe torque magnetic tunnel junction. *IEEE Trans. Electron Devices* **2016**, under review.
71. Khan, A.A. Analysis of dielectric breakdown in CoFeB/MgO/CoFeB magnetic tunnel junction. *Microelectron. Reliab.* **2015**, *55*, 894–902. [[CrossRef](#)]
72. Hu, G.; Lee, J.H.; Nowak, J.J.; Sun, J.Z.; Harms, J.; Annunziata, A.; Brown, S.; Chen, W.; Kim, Y.H.; Lauer, G.; *et al.* STT-MRAM with double magnetic tunnel junctions. In Proceeding of the 2015 IEEE International Conference on Electron Devices Meeting (IEDM), Washington, DC, USA, 7–9 December 2015.
73. Kang, W.; Zhao, W.S.; Wang, Z.H.; Klein, J.O.; Zhang, Y.; Chabi, D.; Zhang, Y.G.; Ravelosona, D.; Chappert, C. An overview of spin-based integrated circuits. In Proceedings of the IEEE Asia and South Pacific Design Automation Conference, Singapore, 20–23 January 2014.
74. Kang, W.; Cheng, Y.; Zhang, Y.; Ravelosona, D.; Zhao, W. Readability challenges in deeply scaled STT-MRAM. In Proceedings of the 2014 14th Annual Conference on Non-Volatile Memory Technology Symposium (NVMTS), Jeju Island, Korea, 27–29 October 2014.
75. Zhang, Y.; Wang, X.; Chen, Y. STT-RAM cell design optimization for persistent and non-persistent error rate reduction: A statistical design view. In Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD), San Jose, CA, USA, 7–10 November 2011.
76. Kang, W.; Zhao, W.; Deng, E.; Klein, J.; Cheng, Y.; Ravelosona, D.; Zhang, Y.; Chappert, C. A radiation hardened hybrid spintronic/CMOS nonvolatile unit using magnetic tunnel junctions. *J. Phys. D Appl. Phys.* **2014**, *47*, 405003. [[CrossRef](#)]
77. Seong, N.H.; Woo, D.H.; Srinivasan, V.; Rivers, J.A.; Lee, H.H.S. SAFER: Stuck-at-fault error recovery for memories. In Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, Washington, DC, USA, 4–8 December 2010.

78. Chen, T.; Li, J.; Tseng, T. Cost-efficient built-in redundancy analysis with optimal repair rate for RAMs. *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **2012**, *31*, 930–940. [[CrossRef](#)]
79. Segal, J.; Jee, A.; Lepejian, D.; Chu, B. Using electrical bitmap results from embedded memory to enhance yield. *IEEE Des. Test Comput.* **2001**, *18*, 28–39. [[CrossRef](#)]
80. Huang, C.T.; Wu, C.F.; Li, J.F.; Wu, C.W. Built-in redundancy analysis for memory yield improvement. *Reliab. IEEE Trans.* **2003**, *52*, 386–399. [[CrossRef](#)]
81. Benso, A.; Chiusano, S.; di Natale, G.; Prinetto, P. An on-line BIST RAM architecture with self-repair capabilities. *Reliab. IEEE Trans.* **2002**, *51*, 123–128. [[CrossRef](#)]
82. Lu, S.K.; Huang, H.H.; Huang, J.L.; Ning, P. Synergistic reliability and yield enhancement techniques for embedded SRAMs. *Comput. Aided Des. Integr. Circuits Syst. IEEE Trans.* **2013**, *32*, 165–169. [[CrossRef](#)]
83. Kang, W.; Li, Z.; Klein, J.; Chen, Y.; Zhang, Y.; Ravelosona, D.; Chappert, C.; Zhao, W. Variation-tolerant and disturbance-free sensing circuit for deep nanometer STT-MRAM. *IEEE Trans. Nanotechnol.* **2014**, *13*, 1088–1092. [[CrossRef](#)]
84. Zhang, Y.; Wang, X.; Li, H.; Chen, Y. STT-RAM cell optimization considering MTJ and CMOS variations. *IEEE Trans. Magn.* **2011**, *47*, 2962–2965. [[CrossRef](#)]
85. Kang, W.; Zhang, L.; Klein, J.; Zhang, Y.; Ravelosona, D.; Zhao, W. Reconfigurable codesign of STT-MRAM under process variations in deeply scaled technology. *IEEE Trans. Electron Devices* **2015**, *62*, 1769–1777. [[CrossRef](#)]
86. Lakys, Y.; Zhao, W.S.; Devolder, T.; Zhang, Y.; Klein, J.; Ravelosona, D.; Chappert, C. Self-enabled “error-free” switching circuit for spin transfer torque MRAM and logic. *IEEE Trans. Magn.* **2012**, *48*, 2403–2406. [[CrossRef](#)]
87. Suzuki, D.; Natsui, M.; Mochizuki, A.; Hanyu, T. Cost-efficient self-terminated write driver for spin-transfer-torque RAM and logic. *Magn. IEEE Trans.* **2014**, *50*, 1–4. [[CrossRef](#)]
88. Kang, W.; Zhao, W.; Klein, J.O.; Zhang, Y.; Chappert, C.; Ravelosona, D. High reliability sensing circuit for deep submicron spin transfer torque magnetic random access memory. *Electron. Lett.* **2013**, *49*, 1283–1284. [[CrossRef](#)]
89. Wen, W.J.; Mao, M.J.; Zhu, X.C.; Kang, S.H.; Wang, D.H.; Chen, Y.R. CD-ECC: Content-dependent error correction codes for combating asymmetric nonvolatile memory operation errors. In Proceedings of the ICCAD-IEEE ACM International Conference on Computer-Aided Design, San Jose, CA, USA, 18–21 November 2013.
90. Kang, W.; Zhao, W.; Wang, Z.; Zhang, Y.; Klein, J.; Zhang, Y.; Chappert, C.; Ravelosona, D. A low-cost built-in error correction circuit design for STT-MRAM reliability improvement. *Microelectron. Reliab.* **2013**, *53*, 1224–1229. [[CrossRef](#)]
91. Kang, W.; Zhang, L.; Zhao, W.; Klein, J.; Zhang, Y.; Ravelosona, D.; Chappert, C. Yield and reliability improvement techniques for emerging nonvolatile STT-MRAM. *IEEE J. Emerg. Sel. Top. Circuits Syst.* **2015**, *5*, 28–39. [[CrossRef](#)]



© 2016 by the authors; licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons by Attribution (CC-BY) license (<http://creativecommons.org/licenses/by/4.0/>).