# Flexible $d v / d t$ and $d i / d t$ Control Method for Insulated Gate Power Switches 

Shihong Park, Student Member, IEEE, and Thomas M. Jahns, Fellow, IEEE


#### Abstract

Active gate control techniques are introduced in this paper for flexibly and independently controlling the $d v / d t$ and $d i / d t$ of insulated gate power devices during hard-switching events. In the case of $d v / d t$ control, the output voltage $d v / d t$ can be controlled over a wide range by electronically adjusting the effective gate-to-drain (-collector) capacitance (i.e., Miller capacitance). For $d i / d t$ control, similar techniques are applied for electronically adjusting the output current $d i / d t$ over a wide range using voltage feedback from a small inductor connected in series with the switch's source (emitter) terminal. Both techniques are designed to maximize their compatibility with power module implementations that combine the power switch and its gate drive, including integrated circuit gate drives. Simulation and experimental results are included to verify the desirable performance characteristics of the presented $d v / d t$ and $d i / d t$ control techniques.


Index Terms-Driver circuits, electromagnetic interference (EMI), insulated gate bipolar transistors (IGBTs), insulated gate transistor switches, power MOSFETs, power FETs.

## I. Introduction

TECHNIQUES are often desired for actively controlling the output terminal $d v / d t$ and $d i / d t$ of insulated gate power devices such as MOSFETs and insulated gate bipolar transistors (IGBTs) in hard-switched converters in order to reduce electromagnetic interference (EMI) and voltage overshoots without requiring bulky and lossy snubber circuits [1]-[4]. In hard-switched applications requiring series or parallel connections of several MOS-gated power switches, these $d v / d t$ and $d i / d t$ control techniques are critical to insuring that the voltage or current is properly shared among the power devices during the switching transients.

Several techniques have been reported for providing such features using gate control schemes [5]-[9]. Most of this prior work has been targeted at improved voltage sharing among series-connected switches without providing external control of the $d v / d t$ or $d i / d t$ rates. An exception is [8], which uses

[^0]

Fig. 1. Equivalent circuit for flexible $d v / d t$ control topology.
a closed-loop op-amp circuit to actively control the collector voltage during switching transients.

Flexible $d v / d t$ and $d i / d t$ control techniques are presented in this paper that have been developed to achieve the following two specific objectives: 1) independent control of the output terminal $d v / d t$ and $d i / d t$ rates that are adjusted electronically over a wide range without the need to change passive components and 2) maximum compatibility with integrated circuit design techniques that will encourage their eventual implementation in power module configurations that include both the power switches and their integrated gate drives.
For $d v / d t$ control, the output voltage $d v / d t$ rate can be controlled by electronically adjusting the effective gate-to-drain capacitance (i.e., Miller capacitance) in order to dynamically control the gate charging current. For $d i / d t$ control, similar techniques are applied to electronically adjust the output current $d i / d t$ over a wide range using voltage feedback from a small inductor connected in series with the switch's source (emitter) terminal. Both of these techniques can be combined to provide flexible and independent control of the power device $d v / d t$ and $d i / d t$ switching rates during both turn-on and turn-off events in hard-switching applications.

## II. $d v / d t$ Switching Rate Control Techniques

## A. Descriptions of $d v / d t$ Control Techniques

Fig. 1 shows the equivalent model for the flexible $d v / d t$ control topology applied to the gating circuit for an IGBT. A small external capacitor $C_{M}$ is used to sense the switch's collector $(C)$ terminal voltage derivative $d v / d t$ and to generate current
feedback to the gate $(G)$ terminal for $d v / d t$ control. The impact of gate-collector capacitance on reducing the $d v / d t$ of threeterminal switching devices is a well-understood phenomenon known as the Miller effect [10].

If the physical capacitor value is fixed, its contribution to the gate current will not change for a given $d v / d t$. However, this new approach introduces a dependent current source at the gate node whose current is proportional to the value of the capacitor current $I_{m}$, achieving the same effect as changing the value of the external Miller capacitor $C_{M}$. In fact, the net effect of the control circuit can be interpreted as providing an electronically controlled Miller capacitance.

The net current at gate node contributed by the external Miller capacitor combined with the dependent source is $\pm I_{m}(1-A)$. Adjusting the value of $A$ over a range including positive and negative polarities makes it possible to electronically increase or decrease the effective value of the total Miller capacitance. Note that if the gain $A$ is set to one, the net contribution to the gate current is zero, canceling the effects of the external Miller capacitor $C_{M}$.

This approach offers several attractive features for $d v / d t$ control. First, the control circuit activates only when the drain voltage is changing. Second, the control action begins as soon as the collector voltage switching transient begins without additional detection or timing circuits. Third, the ability to electronically control the Miller capacitance makes adjustments of the $d v / d t$ rates particularly easy to accomplish. As a result, this technique offers the basis for flexible $d v / d t$ control that is suitable for fast switching devices without affecting their on-state performance.

The turn-on and turn-off collector voltage $d v / d t$ values delivered by the Fig. 1 control circuit can be expressed as follows [10]:

$$
\begin{align*}
\frac{d V_{c e, \mathrm{off}}}{d t} & =\frac{V_{T}+\frac{I_{L}}{g_{m}}-V_{E E}}{R_{g} \cdot\left(C_{\mathrm{gc}}+[1-A] \cdot C_{M}\right)}  \tag{1}\\
\frac{d V_{c e, \mathrm{on}}}{d t} & =\frac{V_{T}+\frac{I_{L}}{g_{m}}-V_{C C}}{R_{g} \cdot\left(C_{\mathrm{gc}}+[1-A] \cdot C_{M}\right)} \tag{2}
\end{align*}
$$

where
$V_{T} \quad$ gate threshold voltage (V);
$g_{m} \quad$ device transconductance (A/V);
$I_{L}$ load inductor current (A);
$C_{\mathrm{gc}}$ device gate-collector capacitance (F).
In (1) and (2), the $R_{g} \cdot(1-A) \cdot C_{M}$ term in the denominator represents the effect of the new control circuit, showing how the $d v / d t$ rate can be controlled by adjusting the value of gain $A$. The value of $d v / d t$ can be progressively lowered by reducing the gain $A$, including negative values of $A$ that amplify the effects of the external capacitor $C_{M}$. At the other extreme, the value of $A$ can be greater than 1 , causing $d v / d t$ to exceed its nominal value when $C_{M}=0$. This condition corresponds to overcompensation of the external Miller capacitance if very fast switching is desired. However, care must be taken in this regime since the dynamic stability of the switching circuit can suffer when $C_{g c}$ is overcompensated. The $d v / d t$ control range can be expanded for a given range of $A$ values by increasing the value of capacitor $C_{M}$.


Fig. 2. Circuit implementation of turn-off $d v / d t$ control circuit.

Fig. 2 shows one of the possible implementations of the flexible turn-off $d v / d t$ control circuit. All of the transistors in this control circuit operate in their active regions for fast response. The transistors in the current mirror [11] consisting of $Q_{1}$ and $Q_{2}$ split the total current in the external Miller capacitance ( $=$ $2 C_{M}$ ) into halves, each equal to $I_{m}$. The collector current of $Q_{1}\left(=I_{m}\right)$ is then delivered to the emitter-coupled pair consisting of $Q_{5}, Q_{6}$, and $R_{e}$. The control voltage $V_{c}$ applied between the gates of $Q_{5}$ and $Q_{6}$ determines the fraction of this current, $A \cdot I_{m},(0<A<1)$ that flows through $Q_{6}$ and is delivered to $Q_{3}$.

The action of current mirror of $Q_{3}$ and $Q_{4}$ repeats the current in $Q_{6}$ into $Q_{4}$ so that the $Q_{4}$ current $\left(=A \cdot I_{m}\right)$ controls the net gate current contribution, $(1-A) \cdot I_{m}$. The value of the current fraction $A$ is a linear function of $V_{c}$. As the amplitude of the injected current at the gate node $(1-A) \cdot I_{m}$ increases by reducing the value of $A, d v / d t$ monotonically decreases as indicated by (1). Note that this particular circuit implementation does not permit $A>1$, preventing overcompensation of the external Miller capacitance.

The same approach described above can also be applied to control the turn-on $d v / d t$. Since the direction of the Miller capacitor current is opposite during turn-on compared to turn-off, the turn-on $d v / d t$ control circuit (Fig. 3) is essentially an inverted version of the Fig. 2 turn-off control circuit. Comparing these two figures, it can be noted that the positions of the n-p-n and p-n-p transistors exchange places in the two control circuits.

## B. Simulation of $d v / d t$ Control With 70 A IGBT

Simulation of the turn-on and turn-off $d v / d t$ control circuits was conducted using PSPICE models of a 1200-V 70-A IGBT (IXSK35N120AU from IXYS). All simulation results in this paper have been carried out using PSPICE.

Predicted $d v / d t$ switching waveforms for the $1200-\mathrm{V} 70-\mathrm{A}$ IGBT operating in a hard-switching circuit at 600 V and 70 A with an inductive load (Fig. 1) are shown in Fig. 4. The predicted switching waveforms are well-behaved for all of the $d v / d t$ command values. The turn-off $d v / d t$ is varied over a range of approximately 5:1 from approximately $920 \mathrm{~V} / \mu \mathrm{s}$ to $4870 \mathrm{~V} / \mu \mathrm{s}$ by adjusting the value of control gain $A$ using the adjustable


Fig. 3. Circuit implementation of turn-on $d v / d t$ control circuit.


Fig. 4. Simulation results showing the collector voltage and current switching waveforms of a $1200-\mathrm{V} 70-\mathrm{A}$ IGBT (IXSK35N120AU) operating at $600 \mathrm{~V}, 70 \mathrm{~A}$ with the $d v / d t$ control circuits at three different turn-on and turn-off $d v / d t$ command settings.
voltage $V_{c}$ in Figs. 3 and 4. (Note that a separate $V_{c}$ voltage control is required for the turn-on and turn-off circuits.) The turn-on $d v / d t$ is varied over a similarly wide range. Fig. 4 also shows that the current waveforms are unaffected by the operation of the $d v / d t$ control circuit.

## C. Experimental Results for $d v / d t$ Control With 70-A IGBT

Experimental verification of the $d v / d t$ control circuits has been carried out using the same 1200-V 70-A IGBT (IXSK35N120AU) that was used in the preceding simulations. Tests have been performed using the following parameters and operating conditions:

$$
\begin{array}{lcc}
V_{\mathrm{dc}}=600 \mathrm{~V} \quad I_{C}=20 \mathrm{~A} & L_{\mathrm{load}}=1 \mathrm{mH} \\
V_{c c}=16 \mathrm{~V} & V_{E E}=-5 \mathrm{~V} & R_{g}=40 \Omega
\end{array}
$$

Figs. 5 and 6 provide measured voltage waveforms for the turn-off and turn-on $d v / d t$ control circuits, respectively, with a $1.5-\mathrm{nF}$ external Miller capacitor ( $2 C_{M}$ in Figs. 2 and 3). For both of these cases, $d v / d t$ is demonstrated to vary over a range


Fig. 5. Experimental test results for turn-off $d v / d t$ control of a 1200-V 70-A IGBT operating at $600 \mathrm{~V}, 16 \mathrm{~A}$ at three different $d v / d t$ command settings.


Fig. 6. Experimental test results for turn-on $d v / d t$ control of a 1200-V 70-A IGBT operating at $600 \mathrm{~V}, 16 \mathrm{~A}$ at three different $d v / d t$ command settings.
exceeding 3:1. The breadth of the $d v / d t$ control range is influenced by the values of the external Miller capacitor and gate resistor $R_{g}$, consistent with the expression for $d v / d t$ in (1).

The voltage waveforms in Figs. 5 and 6 and generally well-behaved for all of the tested conditions. Minor differences between the simulated and measured voltage waveforms in Figs. 4-6 can be attributed to the fact that the PSPICE simulation does not include all of the parasitic components such as extra inductance in the collector circuit that causes the voltage overshoot that is apparent in Fig. 5. Similarly, the high-frequency ripple that appears at the beginning of the voltage turn-on switching waveforms in Fig. 6 can be associated with the reverse recovery transient of the inductor's freewheeling diode in Fig. 1.

## III. $d i / d t$ Switching Rate Control Techniques

## A. Technique Description

Flexible control of the transistor $d i / d t$ during hard switching can be achieved by applying a dual version of the Miller capacitance used to control $d v / d t$. Fig. 7 shows the equivalent model for the flexible $d i / d t$ control topology. The small external inductance $L_{s}$ connected in series with the switch emitter is used to sense the $d i / d t$ value and generate feedback voltage for the control circuit. The value of this inductance can be chosen to be sufficiently small that it has negligible effect on the dominant time constant of the gate drive circuit.

Using the same conceptual approach as in the $d v / d t$ equivalent circuit of Fig. 1, the measured $d i / d t$ is used to control a dependent current source that extracts current $I_{f}$ from the switch's gate node. The value of this current is $\pm B \cdot V_{L_{s}}$, where $V_{L_{s}}=L_{s} d i / d t$ and $B$ is an adjustable gain analogous to $A$ in


Fig. 7. Equivalent circuit for flexible $d i / d t$ control topology.
the $d v / d t$ control circuit. Changing $B$ makes it possible to electronically adjust the value of $d i / d t$, providing the same effect as changing the value of the external inductance $L_{s}$.

This $d i / d t$ control circuit offers some of the same fundamental advantages as the $d v / d t$ control circuit introduced above, responding immediately to switch turn-on and turn-off transients without any additional detection or timing circuits. It should be noted that this $d i / d t$ control circuit responds to changes in transistor current regardless of whether they are initiated internally by a change in the switch conduction state or externally by a transient in the attached load. However, the value of $L_{s}$ is chosen to be sufficiently small that the $d i / d t$ control circuit will not interfere with the gate circuit's on-state operation during normal load variations.

If $B$ is set to zero, the effect of the series emitter inductance $L_{s}$ acting alone is to reduce the $d i / d t$ switching rates, similar to the impact of Miller capacitor $C_{M}$ on the $d v / d t$ rates. Increasing the value of feedback current gain $B$ above zero amplifies the effect of the inductance so that the $d i / d t$ rate decreases during both turn-on and turn-off.

The switch circuit in Fig. 7 can be modeled as a third-order system due to the two internal device capacitors ( $C_{g c}$ and $C_{g e}$ ) and inductor $\left(L_{s}\right)$. However, introduction of realistic device parameters has shown that the system can be approximated very accurately as a simplified first-order system. The resulting closed-form equations for the turn-off and turn-on $d i / d t$ during switching events are

$$
\begin{align*}
& \left.\frac{I_{d, \mathrm{off}}}{d t}\right|_{t=0}=\frac{g_{m}\left[V_{E E}-\left(V_{T}+\frac{I_{L}}{g_{m}}\right)\right]}{R_{g}\left(C_{g c}+C_{g e}\right)+\left(1+B \cdot R_{g}\right) g_{m} L_{s}}  \tag{3}\\
& \left.\frac{I_{d, \mathrm{on}}}{d t}\right|_{t=0}=\frac{g_{m}\left(V_{C C}-V_{T}\right)}{R_{g}\left(C_{g c}+C_{g e}\right)+\left(1+B \cdot R_{g}\right) g_{m} L_{s}} \tag{4}
\end{align*}
$$

where all of the variables have been previously defined.
Equations (3) and (4) express $d i / d t$ as a function of the circuit parameters and the dependent current gain $B$ that is determined by the control voltage $V_{c}$. The denominator term $(1+B$. $\left.R_{g}\right) g_{m} L_{s}$ captures the impact of the series emitter inductance $L_{s}$ and the control circuit.

Fig. 8 shows a candidate implementation of the flexible turn-on $d i / d t$ control circuit. As in the $d v / d t$ control circuit, all of the transistors in this $d i / d t$ control circuit also operate in their active regions. Resistor $R_{s}$ and transistor $Q_{4}$ (diode-con-


Fig. 8. Turn-on $d i / d t$ control circuit implementation.


Fig. 9. Implementation of turn-off $d i / d t$ control circuit.
nected) convert the inductor voltage into a proportional current $I_{s}$ and the transistor current mirror consisting of $Q_{3}$ and $Q_{4}$ repeats this sensing current in $Q_{3}$. The emitter-coupled pair circuit consisted of $Q_{1}$ and $Q_{2}$ splits $I_{s}$ into two parts whose relative values depend on the control voltage, $V_{c}$. The unbalanced current mirror consisting of $Q_{5}, Q_{6}, R_{5}$, and $R_{6}$ amplifies the current in $Q_{1}$ so that a resulting feedback current $I_{f}$ is subtracted from the nominal gate current delivered through $R_{g}$.

Since $I_{f}$ in this circuit implementation acts to reduce the gate voltage during turn-on events, the output current $d i / d t$ is decreased compared to its value without this control circuit. In a manner that is directly analogous to the $d v / d t$ control technique described above, $V_{c}$ electronically adjusts the effective value of the series inductor $L_{s}$ in order to control the $d i / d t$ value during switch turn-on.

Just as in the case of $d v / d t$ control, the turn-on $d i / d t$ control technique can also be applied to controlling the turn-off $d i / d t$. The turn-off $d i / d t$ control circuit is readily derived as an inverted version of the turn-on $d i / d t$ control circuit as shown in Fig. 9. Diode $D_{S}$ is used to prevent reverse-polarity voltages


Fig. 10. Simulation results showing the collector voltage and current switching waveforms of a $1200-\mathrm{V} 70-\mathrm{A}$ IGBT (IXSK35N120AU) operating at $600 \mathrm{~V}, 70 \mathrm{~A}$ with the $d i / d t$ control circuits at three different turn-on and turn-off $d i / d t$ command levels.
from being applied to $Q_{3}$ and $Q_{4}$ because of the low breakdown voltage of the n-p-n transistor.

## B. Simulation of $d i / d t$ Control With 70-A Device

Fig. 10 shows predicted hard-switching operation using the $d i / d t$ control circuitry for the same $1200-\mathrm{V} 70-\mathrm{A}$ IGBT and operating conditions ( $600 \mathrm{~V}, 70 \mathrm{~A}$ ) as used earlier for the $d v / d t$ simulations. A small $50-\mathrm{nH}$ inductor is introduced in series with the switch's emitter for $L_{s}$. The value of this external inductor value is important in determining the $d i / d t$ controllability range. The external inductor value $L_{s}$ and the maximum value of gain $B$ are selected to demonstrate a 5:1 di/dt control range for both turn-on and turn-off. Both the turn-on and turn-off control circuits are present and traces are overlaid for three values of control voltage $V_{c}$ in both directions. The upper limit on this $d i / d \mathrm{t}$ range is determined by the inductor acting alone with gain $B=0$.

## C. Experimental Results of di/dt Control With 70-A Device

The basic IGBT test circuit used for the $d i / d t$ control investigation is the same as that used earlier for $d v / d t$ control except that an external inductor $L_{s}$ appears in the power circuit instead of the Miller capacitor $C_{M}$. The power device used in these tests is the same $1200-\mathrm{V} 70-\mathrm{A}$ IGBT (IXSK35N120AU) that was used in the preceding simulations and the test conditions are similar as well

$$
\begin{array}{lcc}
V_{\mathrm{dc}}=600 \mathrm{~V} & I_{d s}=20 \mathrm{~A} & L_{\mathrm{load}}=1 \mathrm{mH} \\
V_{c c}=16 \mathrm{~V} & V_{E E}=-5 \mathrm{~V} & R_{g}=40 \Omega .
\end{array}
$$

Figs. 11 and 12 show experimental results for the turn-on and turn-off $d i / d t$ control circuits with an $80-\mathrm{nH}$ external inductor. For the turn-on case, the value of $d i / d t$ varies from $16 \mathrm{~A} / \mu \mathrm{s}$ to $60 \mathrm{~A} / \mu \mathrm{s}$, while for the turn-off case, it varies from $26 \mathrm{~A} / \mu \mathrm{s}$ to $80 \mathrm{~A} / \mu \mathrm{s}$. Similar to the $d v / d t$ circuits discussed earlier, the range of $d i / d t$ values demonstrated in these waveforms exceeds 3:1 for both turn-on and turn-off. A wider range of $d i / d t$ variation can be obtained by using a larger value of external series inductor consistent with the $d i / d t$ expressions in (3) and (4).


Fig. 11. Experimental test results for turn-on $d i / d t$ control of a $1200-\mathrm{V} 70-\mathrm{A}$ IGBT operating at $600 \mathrm{~V}, 20 \mathrm{~A}$ at three different $d i / d t$ command levels.


Fig. 12. Experimental test results for turn-off $d i / d t$ control of a $1200-\mathrm{V} 70-\mathrm{A}$ IGBT operating at $600 \mathrm{~V}, 20 \mathrm{~A}$ at three different $d i / d t$ command levels.

The current waveforms are well behaved for all of the test conditions appearing in Figs. 11 and 12. Here again, parasitic elements not included in the simulation model account for residual differences between the predicted and measured waveforms. The slight dip in current appearing near the beginning of the turn-off $d i / d t$ transient waveforms is coincident with the end of the turn-off voltage transient when the collector voltage is suddenly clamped by the inductor's freewheeling diode. The familiar tail current characteristic of the IGBT [10] is apparent near the end of the turn-off $d i / d t$ transient waveforms, particularly for the fastest $d i / d t$ setting.

## IV. Performance Evaluations

Although the basic feasibility of the flexible turn-on and turn-off techniques was established in the preceding sections, there are several other performance aspects of these techniques that deserve attention. The simulation model has been exercised to address several of these issues. First, the interactions between the $d v / d t$ and $d i / d t$ control circuits have been investigated to determine the extent of the coupling between them. Second, the sensitivity of the $d i / d t$ and $d v / d t$ values to device operating current levels is explored. Finally, the range of usefulness of these techniques is explored by adapting the gate circuits to control a low-current MOSFET as well as a high-current IGBT module.


Fig. 13. Simulated voltage and current waveforms for 1200-V 70-A IGBT operating at $600 \mathrm{~V}, 70$ A showing near independence of $d i / d t$ values for wide range of commanded $d v / d t$ levels.


Fig. 14. Simulated voltage and current waveforms for 1200-V 70-A IGBT operating at $600 \mathrm{~V}, 70$ A showing near independence of $d v / d t$ values for wide range of commanded $d i / d t$ levels.

All of the simulations in this section have been performed with both the $d v / d t$ and $d i / d t$ control circuits simultaneously present in the model. This was done so that any potential interactions between the $d v / d t$ and $d i / d t$ control circuit under different conditions could be conveniently identified.

## A. Control Circuits Interactions

The interactions of the $d v / d t$ and $d i / d t$ control circuits have been investigated by including them both in the same simulation model together with the $1200-\mathrm{V} 70-\mathrm{A}$ IGBT. Fig. 13 shows the effect of $d v / d t$ control on the switch current waveforms, demonstrating that the resulting $d i / d t$ values are almost completely independent of the adjusted $d v / d t$ values. For the inductive load condition, the switch voltage only begins to fall after the current transient is completed during turn-on. Similarly, the switch current starts to drop only after the voltage transition is completed during turn-off. The sequential nature of these transitions minimizes potential interactions between the $d v / d t$ and


Fig. 15. Effect of current amplitude on control circuit operation showing near independence of $d v / d t$ and $d i / d t$ value for wide current amplitude variations.
$d i / d t$ control circuits. This same independence is apparent in the switch voltage waveforms of Fig. 14 when the current $d i / d t$ is adjusted over a wide range.

## B. Effect on Current Amplitude on $d v / d t$ and $d i / d t$ Control

The sensitivity of the $d v / d t$ and $d i / d t$ values to current amplitude has been investigated by performing simulations with the $70-\mathrm{A}$ IGBT at three different current levels $-20,45$, and 70 A—with fixed $d v / d t$ and $d i / d t$ command levels. As shown in Fig. 15, neither the $d v / d t$ or $d i / d t$ rates exhibit any significant change for turn-on or turn-off conditions as the current amplitude is varied over this wide range.

## C. Effectiveness for Lower and Higher Current Devices

Simulations have also been carried out for two additional insulated gate power devices to determine the effectiveness of the $d v / d t$ and $d i / d t$ control techniques for devices with widely varying current ratings. More specifically, the simulation study included a 1000-V 12-A MOSFET (IXFH12N100 from IXYS) and a $1200-\mathrm{V} 560-\mathrm{A}$ IGBT module. Parameters for the $1200-\mathrm{V}$ $560-\mathrm{A}$ IGBT were derived by paralleling eight of the $1200-\mathrm{V}$ 70-A IXSK35N120AU devices in the simulation since PSPICE model parameters for a high-current IGBT module ( $>500 \mathrm{~A}$ ) were not conveniently available.

Figs. 16 and 17 show the predicted waveforms for the $1000-\mathrm{V}$ 12-A MOSFET operating at 600 V and 12 A during adjustment of $d v / d t$ and $d i / d t$, respectively, with both control circuits present. The demonstrated control range is approximately 5:1 for both $d v / d t$ and $d i / d t$, and the interaction between the two control circuits is again very low.

Comparable simulation results for the $1200-\mathrm{V} 560-\mathrm{A}$ IGBT modules are shown in Figs. 18 and 19 for operation at 600 V and 560 A with both control circuits present. These waveforms also demonstrate a 5:1 control range for $d v / d t$ and $d i / d t$ during both turn-on and turn-off, and low coupling effects between the control circuits.

Taken together, these results suggest that the flexible $d v / d t$ and $d i / d t$ control techniques presented in this paper scale well over a wide range of power device current ratings.


Fig. 16. Simulated voltage and current waveforms for $1000-\mathrm{V}$ 12-A MOSFET with combined control circuits operating at $600 \mathrm{~V}, 12 \mathrm{~A}$ for several values of commanded $d v / d t$.


Fig. 17. Simulated voltage and current waveforms for 1000-V 12-A MOSFET with combined control circuits operating at $600 \mathrm{~V}, 12 \mathrm{~A}$ for several values of commanded $d i / d t$.


Fig. 18. Simulated voltage and current waveforms for 1200-V 560-A IGBT with combined control circuits operating at $600 \mathrm{~V}, 560 \mathrm{~A}$ for several values of commanded $d v / d t$.


Fig. 19. Simulated voltage and current waveforms for 1200-V 560-A IGBT with combined control circuits operating at $600 \mathrm{~V}, 560 \mathrm{~A}$ for several values of commanded $d i / d t$.

## V. CONCLUSION

This paper has presented flexible $d v / d t$ and $d i / d t$ control techniques for hard-switched inverters that make it possible to conveniently adjust the switching rates during both turn-on and turn-off. These techniques have demonstrated the following combination of attractive features:

- electronic control of the $d v / d t$ and $d i / d t$ rates over a range of at least 5:1;
- well-behaved voltage and current waveforms for all investigated operating conditions with inductive loads;
- suitability for use with both IGBTs and power MOSFETs over a wide range of current ratings extending from at least 12 to 560 A ;
- no indication of harmful interactions between the $d v / d t$ and $d i / d t$ control circuits when both are present;
- suitability of control techniques for implementation in integrated circuits, requiring only a small external capacitor and inductor for $d v / d t$ control and $d i / d t$ control, respectively.
All of the results presented in this paper refer to circuits in which the power device's emitter (source) is grounded. However, the same techniques can be adopted for power circuit topologies in which the power device collector (drain) is connected to a fixed potential. Examples include classic dc/dc buck converters and high-side switches in phase-leg inverter circuits. Although the basic operating principles are unchanged, it is necessary in these cases to protect the gate drives from undesired parasitic effects on drive circuit operation caused by large common-mode voltage swings.

It is well known that the benefits of reduced $d v / d t$ and $d i / d t$ in the areas of reduced EMI and improved current sharing must be balanced against attendant increases in device switching losses. Quantitative evaluation of such tradeoffs is beyond the scope of this paper and a subject for future investigation.

Both simulation and experimental results have been presented to confirm the operating characteristics of the $d v / d t$ and $d i / d t$ control techniques. Work is continuing to explore how these
techniques can be best utilized in future generations of gate drive circuits.

## Acknowledgment

The authors thank the Wisconsin Electric Machines and Power Electronics Consortium (WEMPEC) for use of its laboratory facilities in carrying out this investigation.

## References

[1] V. John, B.-S. Suh, and T. A. Lipo, "High perfomance active gate drive for high power IGBT's," in Conf. Rec. IEEE-IAS Annu. Meeting, Oct. 1998, pp. 1519-1529.
[2] B. Weis and M. Bruckmann, "A new gate driver circuit for improved turn-off characteristics of high current IGBT modules," in Conf. Rec. IEEE-IAS Annu. Meeting, Oct. 1998, pp. 1073-77.
[3] M. Kimata, S. Chikai, T. Tanaka, and K. Ishii, "High performance gate drive circuit of high voltage IPM's (HVIPM's)," in Proc. IEEE PESC'98, June 1998, pp. 1196-1200.
[4] H.-G. Lee, Y.-H. Lee, B.-S. Suh, and D.-S. Hyun, "An improved gate control scheme for snubberless operation of high power IGBT's," in Conf. Rec. IEEE-IAS Annu. Meeting, Oct. 1997, pp. 975-982.
[5] S. Musumeci, A. Raciti, A. Testa, A. Galluzzo, and M. Melito, "A new adaptive technique for high current gate controlled devices," in Proc. IEEE APEC'94, Feb. 1994, pp. 480-486.
[6] P. R. Palmer and A. N. Githiari, "The series connection of IGBT's with optimized voltage sharing in the switching transient," in Proc. IEEE PESC'95, June 1995, pp. 44-49.
[7] C. Gerster, P. Hofer, and N. Karrer, "Gate-control strategies for snubberless operation of series connected IGBT's," in Proc. IEEE PESC'96, June 1996, pp. 1739-42.
[8] S. Igarashi et al., "An active control gate drive circuit for IGBT's to realize low-noise and snubberless system," in Proc. IEEE ISPSD'97, 1997, pp. 69-72.
[9] A. Galluzzo, G. Belverde, M. Melito, S. Musumeci, and A. Raciti, "Snubberless balancement of series connected insulated gate devices by a novel gate control strategy," in Conf. Rec. IEEE-IAS Annu. Meeting, Oct. 1997, pp. 968-974.
[10] B. J. Baliga, Power Semiconductor Devices. Boston, MA: PWS, 1995.
[11] P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits. New York: Wiley, 1993.


Shihong Park (S'01) was born in Pusan, Korea. He received the B.S. degree in electrical engineering from Yonsei University, Seoul, Korea, in 1988. He is currently working toward the $\mathrm{Ph} . \mathrm{D}$. degree at the University of Wisconsin, Madison.

From 1988 to 1998, he was with Samsung Electronics, Puchon, Korea, as a Senior Power IC Design Engineer. His main research interests are integrated power electronic modules (IPEMs), active gate drive topology, and power converter circuits.


Thomas M. Jahns (S'73-M'79-SM'91-F'93) received the S.B. and S.M. degrees in 1974 and the Ph.D. degree in 1978 from Massachusetts Institute of Technology, Cambridge, all in electrical engineering.

In 1998, he joined the faculty of the University of Wisconsin, Madison, as a Professor in the Department of Electrical and Computer Engineering, where he is also an Associate Director of the Wisconsin Electric Machines and Power Electronics Consortium (WEMPEC). Prior to joining the University of Wisconsin, he was with GE Corporate Research and Development, Schenectady, NY, for 15 years, where he pursued new power electronics and motor drive technology in a variety of research and management positions. His research interests include permanent-magnet synchronous machines for a variety of applications ranging from high-performance machine tools to low-cost appliance drives. During 1996-1998, he conducted a research sabbatical at Massachusetts Institute of Technology, where he directed research activities in the area of advanced automotive electrical systems and accessories as co-director of an industry-sponsored automotive consortium.

Dr. Jahns was awarded the William E. Newell Award by the IEEE Power Electronics Society (PELS) in 1999. He has been recognized as a Distinguished Lecturer by the IEEE Industry Applications Society (IAS) during 1994-1995 and by PELS during 1998-2000. He has served as President of PELS (1995-1996) and as a Member of the IAS Executive Board between 1992-2001. He was elected Director/Delegate of IEEE Division II, serving during 2002-2003 on the IEEE Board of Directors.


[^0]:    Paper IPCSD 02-066, presented at the 2001 Industry Applications Society Annual Meeting, Chicago, IL, September 30-October 5, and approved for publication in the IEEE TRANSACTIONS ON InduStry Applications by the Power Electronics and Devices Committee of the IEEE Industry Applications Society. Manuscript submitted for review October 1, 2001 and released for publication February 20, 2003. This work was supported by the ERC Program of the National Science Foundation under Award Number EEC-9731677 and by the Center for Power Electronics Systems (CPES), an Engineering Research Center sponsored by the National Science Foundation.

    The authors are with the Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI 53706 USA (e-mail: jahns@engr.wisc.edu; shi-hong@cae.wisc.edu).

    Digital Object Identifier 10.1109/TIA.2003.810654

