

Focal-Plane Sensor-Processor Chips

Ákos Zarándy
Editor

Focal-Plane Sensor-Processor Chips

 Springer

Editor
Ákos Zarándy
MTA Budapest
Computer & Automation
Research Institute
PO Box 63, Budapest
Hungary
zarandy@sztaki.hu

ISBN 978-1-4419-6474-8 e-ISBN 978-1-4419-6475-5
DOI 10.1007/978-1-4419-6475-5
Springer New York Dordrecht Heidelberg London

Library of Congress Control Number: 2011921932

© Springer Science+Business Media, LLC 2011

All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden.

The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights.

Printed on acid-free paper

Springer is part of Springer Science+Business Media (www.springer.com)

Preface

Vision is our most important sensory system. It receives the largest amount of data and at the same time the most complex signal composition. Our eye and brain can put together images from photons arriving from different angles, with different densities and different wavelengths. One third of the human brain is devoted to the processing of the visual information.

The processing starts already in the retina. It is responsible for adaptation and early image processing. Along the preprocessing phases, it reaches 1:100 data reduction. It is not surprising that the efficiency of the retina stimulated many research engineers to build vision chips, which mimic this amazing performance. The common properties of these sensor-processor chips are that they can perform both data capturing and processing.

The story of the focal-plane sensor-processor (FPSP) devices started about 20 years ago, when Carver Mead built his famous silicon retina [1], which was capable of performing local adaptation. This initialized a line of different FPSP chips in the 1990s [2–6]. These chips were implemented using analog VLSI technology. The main motivation for the analog implementation was twofold. On the one hand, in the 1990s the silicon area of the basic computational elements needed for image processing (adder, multiplier, storage elements with 6- to 8-bit accuracy) was 5 times smaller in the analog domain than in the digital. On the other hand, the combination of the wide spreading CMOS sensors technology and the analog processing elements led to very efficient circuits, because no analog-to-digital conversion was needed. These chips contained 400–4,000 processing elements and could perform 10,000 FPS image capturing and processing real-time providing 10–100 times more computational power than a PC at that time. A summary of these chips and their technology can be found in [7].

In the late 1990s to early 2000s, the digital technology could profit more from Moore’s law than the analog ones; hence, the digital storage and computational elements became small enough to build vision chips with digital processors [8, 9]. Reference [10] shows an analysis of the different digital processor arrangements of these chips.

Nowadays, these chips are applied to embedded devices used in industries and in some devices we use in our everyday life. The most straightforward example is the

optical mouse, but these chips can also be found in 3D laser scanners, range sensors, safety equipments, and in unmanned aerial vehicles (UAVs). Besides the industry, an active scientific community focuses its effort to come out with new architectures and solution.

This book introduces a selection of the state-of-the-art FPSP array chips, design concepts, and some application examples. After a brief technology introduction (chapter *Anatomy of the Focal-Plane Sensor-Processor Arrays*), six different sensor-processor chips are introduced with design details and operation examples. The first three chips are general purpose while the last three ones are special purpose. The first in the row is the SCAMP-3 chip. It is an extremely power-efficient FPSP chip with tricky operator execution methods (chapter *SCAMP-3: A Vision Chip with SIMD Current-Mode Analogue Processor Array*). The second chip (MIPA4k, chapter *MIPA4k: Mixed-Mode Cellular Processor Array*) has both digital and analog processors and supports some special operators, such as rank-order filtering and anisotropic diffusion. The third general purpose chip (ASPA, chapter *ASPA: Asynchronous-Synchronous Focal-Plane Sensor-Processor Chip*) has a very special feature. It can implement extremely fast asynchronous binary wave propagation.

The next three FPSP array chips are special purpose chips optimized for efficient execution of different tasks. The first special purpose chip (chapter *Focal-Plane Dynamic Texture Segmentation by Programmable Binning and Scale Extraction*) is designed for dynamic texture segmentation. It is followed by a high-dynamic range high-temporal resolution chip, called ATIS (chapter *A Biomimetic Frame-Free Event-Driven Image Sensor*). Its special feature is the event based readout. The row is closed with a 1D sensor-processor (chapter *A Focal Plane Processor for Continuous-Time 1-D Optical Correlation Applications*), which is designed for continuous time optical correlation.

The next two chapters introduce future concepts. The first one describes a design, which steps through the conventional planar silicon technology, by using 3D integration. Other interesting feature of the introduced VISCUBE design (chapter *VISCUBE: A Multi-Layer Vision Chip*) is that it combines a fine-grain mixed-signal pre-processor array layer with a coarse-grain digital foveal processor array layer. Then in chapter by Jiang and Shi, the concept of a nonlinear resistive grid built from memristors is shown. The resistive grid, which can be one of the future building blocks of these FPSP chips, extracts the edges almost in the same way as the human visual system does.

The last four chapters explain different applications of the technology. The tenth chapter (*Bionic Eyeglass: Personal Navigation System for Visually Impaired People*) introduces the concept of a mobile device, called “Bionic Eyeglass,” which provides visual aid for blind persons to navigate and to identify colors in their everyday life. The 11th chapter (*Implementation and Validation of a Looming Object Detector Model Derived from Mammalian Retinal Circuit*) describes the implementation of a vertebrate retina circuit, responsible for identifying looming objects, on an FPSP chip-based embedded vision system [11]. After this, an industrial application is shown in chapter by Nicolosi et al. The same embedded vision system, which was

used in the previous chapter, is applied in ultra-high speed real-time visual control of a welding robot. The last chapter of this book introduces a 3D finger tracking application to control cursor in a mouseless computer.

Budapest, Hungary

Ákos Zarándy

References

1. M. A. Mahowald, C. Mead, The Silicon Retina *Scientific American*, Vol. 264, No. 5, pp. 76–82, May 1991
2. K. Halonen, V. Porra, T. Roska, L.O. Chua, VLSI Implementation of a Reconfigurable Cellular Neural Network Containing Local Logic (CNNA) Workshop on Cellular Neural Networks and their Application (CNNA-90), pp. 206–215, Budapest, Dec. 1990
3. H. Harrer, J.A. Nossek, T. Roska, L.O. Chua, A Current-mode DTCNN Universal Chip, Proc. of IEEE Intl. Symposium on Circuits and Systems, pp. 135–138, 1994
4. J. M. Cruz, L. O. Chua, T. Roska, A Fast, Complex and Efficient Test Implementation of the CNN Universal Machine, Proc. of the third IEEE Int. Workshop on Cellular Neural Networks and their Application (CNNA-94), pp. 61–66, Rome, Dec. 1994
5. R. Dominguez-Castro, S. Espejo, A. Rodriguez-Vazquez, R. Carmona, A CNN Universal Chip in CMOS Technology, Proc. of the third IEEE Int. Workshop on Cellular Neural Networks and their Application (CNNA-94), pp. 91–96, Rome, Dec. 1994
6. A Paasio, A Dawidziuk, K Halonen, V Porra, Minimum Size 0.5 Micron CMOS Programmable 48 by 48 CNN Test Chip Proc. ECCTD'97, 1997
7. Towards the Visual Microprocessor: VLSI Design and the Use of Cellular Neural Network Universal Machines, Edited by T Roska Á. Rodríguez-Vázquez, Wiley, NY, 2001
8. M. Ishikawa, K. Ogawa, T. Komuro, I. Ishii, A CMOS Vision Chip with SIMD Processing Element Array for 1ms Image Processing, 1999 Dig. Tech. Papers of 1999 IEEE Int. Solid-State Circuits Conf. (ISSCC'99) (San Francisco, 1999.2.16)/Abst. pp. 206–207, 1999
9. P. Földesy, Á. Zarándy, Cs. Rekeczky, T. Roska Configurable 3D integrated focal-plane sensor-processor array architecture, *Int. J. Circuit Theory and Applications (CTA)*, pp. 573–588, 2008
10. P. Foldesy, A. Zarándy, Cs. Rekeczky, T. Roska, Digital implementation of cellular sensor-computers, *Int. J. Circuit Theory and Applications (CTA)*, Vol. 34, No. 4, pp. 409–428, July 2006
11. A. Rodríguez-Vázquez, R. Domínguez-Castro, F. Jiménez-Garrido, S. Morillas, A. García, C. Utrera, M. Dolores Pardo, J. Listan, R. Romay, A CMOS Vision System On-Chip with Multi-Core, Cellular Sensory-Processing Front-End, in *Cellular Nanoscale Sensory Wave Computing*, Edited by C. Baatar, W. Porod, T. Roska, ISBN: 978-1-4419-1010-3, 2009

Contents

Preface	v
Anatomy of the Focal-Plane Sensor-Processor Arrays	1
Ákos Zarándy	
SCAMP-3: A Vision Chip with SIMD Current-Mode Analogue Processor Array	17
Piotr Dudek	
MIPA4k: Mixed-Mode Cellular Processor Array	45
Mika Laiho, Jonne Poikonen, and Ari Paasio	
ASPA: Asynchronous–Synchronous Focal-Plane Sensor-Processor Chip	73
Alexey Lopich and Piotr Dudek	
Focal-Plane Dynamic Texture Segmentation by Programmable Binning and Scale Extraction	105
Jorge Fernández-Berni and Ricardo Carmona-Galán	
A Biomimetic Frame-Free Event-Driven Image Sensor	125
Christoph Posch	
A Focal Plane Processor for Continuous-Time 1-D Optical Correlation Applications	151
Gustavo Liñán-Cembrano, Luis Carranza, Betsaida Alexandre, Ángel Rodríguez-Vázquez, Pablo de la Fuente, and Tomás Morlanes	
VISCUBE: A Multi-Layer Vision Chip	181
Ákos Zarándy, Csaba Rekeczky, Péter Földesy, Ricardo Carmona-Galán, Gustavo Liñán Cembrano, Soós Gergely, Ángel Rodríguez-Vázquez, and Tamás Roska	

The Nonlinear Memristive Grid	209
Feijun Jiang and Bertram E. Shi	
Bionic Eyeglass: Personal Navigation System for Visually Impaired People	227
Kristóf Karacs, Róbert Wagner, and Tamás Roska	
Implementation and Validation of a Looming Object Detector Model Derived from Mammalian Retinal Circuit	245
Ákos Zarándy and Tamás Fülöp	
Real-Time Control of Laser Beam Welding Processes: Reality	261
Leonardo Nicolosi, Andreas Blug, Felix Abt, Ronald Tetzlaff, Heinrich Höfler, and Daniel Carl	
Real-Time Multi-Finger Tracking in 3D for a Mouseless Desktop	283
Norbert Bérci and Péter Szolgay	
Index	301

Contributors

Felix Abt IFSW, Stuttgart, Germany, felix.abt@ifsw.uni-stuttgart.de

Betsaida Alexandre Instituto de Microelectrónica de Sevilla CNM-CSIC, Universidad de Sevilla, Americo Vespucio, s/n 41092 Seville, Spain

Norbert Bérci Faculty of Information Technology, Pázmány University, Práter u. 50/A, Budapest, Hungary, berci.norbert@itk.ppke.hu

Andreas Blug Fraunhofer IPM, Freiburg, Germany, andreas.blug@ipm.fraunhofer.de

Daniel Carl Fraunhofer IPM, Freiburg, Germany, daniel.carl@ipm.fraunhofer.de

Ricardo Carmona-Galán Institute of Microelectronics of Seville (IMSE-CNM-CSIC), Consejo Superior de Investigaciones Científicas, Universidad de Sevilla, C/Americo Vespucio, s/n 41092 Seville, Spain, rcarmona@imse-cnm.csic.es

Luis Carranza Instituto de Microelectrónica de Sevilla CNM-CSIC, Universidad de Sevilla, Americo Vespucio, s/n 41092 Seville, Spain

Pablo de la Fuente Fagor Aotek, S. Coop, Paseo Torrebaso, 4 – Aptdo. Corr. 50, 20540 Eskoriatza, Guipúzcoa, Spain

Piotr Dudek The University of Manchester, Manchester M13 9PL, UK, p.dudek@manchester.ac.uk

Jorge Fernández-Berni Institute of Microelectronics of Seville (IMSE-CNM-CSIC), Consejo Superior de Investigaciones Científicas, Universidad de Sevilla, C/Americo Vespucio s/n 41092 Seville, Spain, jfberni@imse-cnm.csic.es

Péter Földesy Eutecus Inc, Berkeley, CA, USA
and

MTA-SZTAKI, Budapest, Hungary, foldesy@sztaki.hu

Tamás Fülöp Pázmány Péter Catholic University, Budapest, Hungary, fulta@digitus.itk.ppke.hu

Soós Gergely MTA-SZTAKI, Budapest, Hungary, soos@digitus.itk.ppke.hu

Heinrich Höfler Fraunhofer IPM, Freiburg, Germany,
heinrich.hoefler@ipm.fraunhofer.de

Feijun Jiang Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong Sar, Peoples Republic of China

Kristóf Karacs Faculty of Information Technology, Pázmány Péter Catholic University, Budapest, Hungary, Karacs.Kristof@itk.ppke.hu

Mika Laiho Microelectronics Laboratory, University of Turku, Turku, Finland,
mlaiho@utu.fi

Gustavo Liñán-Cembrano Instituto de Microelectrónica de Sevilla CNM-CSIC, Universidad de Sevilla, Americo Vespucio s/n 41092 Seville, Spain,
Gustavo.Linan@imse.cnm.es

Alexey Lopich The University of Manchester, Manchester M13 9PL, UK

Tomás Morlanes Fagor Aotek, S. Coop, Paseo Torrebaso, 4 – Aptdo. Corr. 50, 20540 Eskoriatza, Guipúzcoa, Spain, tmorlanes@fagorautomation.es

Leonardo Nicolosi Technische Universität Dresden, Germany,
leonardo.nicolosi@tu-dresden.de

Ari Paasio Microelectronics Laboratory, University of Turku, Turku, Finland,
arjupa@utu.fi

Jonne Poikonen Microelectronics Laboratory, University of Turku, Turku, Finland, jokapo@utu.fi

Christoph Posch AIT Austrian Institute of Technology, Vienna, Austria,
Christoph.Posch@ait.ac.at

Csaba Rekeczky Eutecus Inc, Berkeley, CA, USA, rscaba@eutecus.com

Ángel Rodríguez-Vázquez Instituto de Microelectrónica de Sevilla CNM-CSIC, Universidad de Sevilla, Americo Vespucio, s/n 41092 Seville, Spain,
angel@imse-cnm.csic.es

Tamás Roska Pázmány Péter Catholic University, Budapest, Hungary
and
MTA-SZTAKI, Budapest, Hungary, roska@sztaki.hu

Bertram E. Shi Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong Sar, Peoples Republic of China, eebert@ust.hk

Péter Szolgay Pázmány University, Práter u. 50/A, Budapest, Hungary,
szolgay.peter@itk.ppke.hu

Ronald Tetzlaff Technische Universität Dresden, Dresden, Germany,
ronald.tetzlaff@tu-dresden.de

Róbert Wagner Faculty of Information Technology, Pázmány Péter Catholic University, Budapest, Hungary

Ákos Zarándy Computer and Automation Research Institute of the Hungarian Academy of Sciences, (MTA-SZTAKI), Budapest, Hungary, zarandy@sztaki.hu