

FPGA-Based Conformance Testing and System Prototyping of an MPEG-4 SA-DCT Hardware Accelerator

Andrew Kinane, Alan Casey, Valentin Muresan, Noel O'Connor
Centre for Digital Video Processing, Dublin City University, Dublin 9, Ireland.
E-Mail: kinanea@eng.dcu.ie

Abstract

Two FPGA implementations of a Shape Adaptive Discrete Cosine Transform (SA-DCT) accelerator are presented in this paper: one PCI-based and the other AMBA-based. The former is used for conformance testing with the MPEG-4 standard requirements. The latter is an alternative platform for system prototyping and has an architecture more representative of a mobile device. The proposed accelerator meets real time constraints on both platforms with a gate count of approximately 40k, and outperforms the optimised reference software implementation by 20x. It is estimated that the accelerator consumes 250mW on a Virtex-E FPGA and 79mW on a Virtex-II FPGA in the worst case scenario.

1. Introduction

MPEG-4 uses the SA-DCT to support object-based video texture encoding, which in turn allows object manipulation as well as giving improved compression efficiency [1]. The SA-DCT is more complex compared to the 8x8 DCT in terms of hardware implementation due to the wider range of basis functions and extra data re-alignment steps.

2. SA-DCT IP Core

The SA-DCT has been implemented using an adder-based distributed arithmetic datapath that computes coefficients serially (NAND gate count equivalent of 12028). The datapath avoids power hungry multipliers and is configured based on the shape information. The adder network exploits common sub-expression sharing to limit area. Additional power-aware features include guarded evaluation, low switching data alignment and local clock gating (achieved on the FPGA by leveraging the Synplicity Pro "Fixed-Gated Clocks" feature). Further detail on the SA-DCT architecture may be found in [2].

3. MPEG-4 Part 9 Conformance Testing

The MPEG-4 reference hardware initiative ("Part 9") is a working group dedicated to proposed VLSI architectures for the most computationally demanding tools in the standard. The MPEG-4 reference software was compiled with the SA-DCT software replaced by an API call to the SA-DCT hardware accelerator residing on an FPGA (Annapolis WildCard-II PCMCIA card with Xilinx Virtex-II). End to end conformance has verified that the encoded bitstreams with and without SA-DCT hardware acceleration are identical. The test vectors used were 39 of the CIF and QCIF object-based test sequences as defined by the MPEG-4 Video Verification Model. Synthesis results for the WildCard-II platform are shown in Table 1. The Part 9 framework takes up approximately 11% of the FPGA resources leaving almost 90% for IP cores, and the SA-DCT along with its wrapper require just under 20% (Fig. 1).




Figure 1. MPEG-4 Part 9 Framework.

CIF resolution at 30fps requires 17820 macroblocks to be processed per second. Motion Estimation (ME) is the most demanding algorithm in MPEG-4 video (depending on search strategy) and a hardware acceleration module for ME proposed in MPEG-4 Part 9 is capable of processing 70k macroblocks per second [3]. This implies that the SA-DCT should be capable of processing a single 8x8 block in approximately $3.57\mu\text{s}$. Given that the worst-case number of cycles for the IP core to process a block is 142 cycles, the IP core must run at approximately 40MHz at worst to maintain real-time constraints. The post place and route timing analysis indicates a theoretical operating frequency of 62.9MHz so the IP core is able to handle real time processing of CIF sequences quite comfortably.

