

FPGA Controller Design for High-Frequency LLC Resonant Converters

Hwa-Pyeong Park* Non-member, Yesung Kang** Non-member
Seokhyeong Kang** Non-member, Jee-Hoon Jung***a) Non-member

(Manuscript received July 1, 2019, revised March 30, 2020)

Conventional digital controllers have limited switching-frequency resolution and computational speed. This results in a large output voltage ripple and poor dynamic performance with a low control bandwidth in high switching frequency resonant converters using an inductor-inductor-capacitor (LLC)-type resonant tank. This paper proposed a controller design based on a field programmable gate array (FPGA) for an LLC resonant converter to improve the switching-frequency resolution and dynamic performance. The improved performance is analyzed using theoretical methods compared with that of a general-purpose digital signal processor (DSP). The performance improvement is verified through circuit simulations and signal-level tests using a hardware-in-the-loop (HIL) test system.

Keywords: LLC resonant converter, Digital Signal Processor (DSP), field programmable gate array (FPGA), dynamic performance

1. Introduction

Nowadays, several industrial fields, such as UHD TVs, computer adapters, home appliances, and other consumer electronics require power converters with high power density and high power quality to miniaturize products without any performance degradation⁽¹⁾⁻⁽⁴⁾. The high switching frequency operation can improve the power density of the switch mode power supply (SMPS). In terms of controller, the DSP is widely used to implement power converters for various industrial fields, since it has high noise immunity, an ability to implement complex control techniques, and a less susceptibility from environmental conditions compared with analog controllers. However, the DSPs have limited switching frequency resolution to regulate the power converter. It causes large output voltage ripple and primary- and secondary-side current variations at high switching frequency operation⁽⁵⁾. In addition, the high switching frequency can increase the crossover frequency of the loop gain, which induces fast dynamic performance. However, the limited computational speed increases the time delay of the high frequency switching, which degrades the dynamic performance of the LLC resonant converter⁽⁶⁾⁻⁽⁸⁾.

In previous work, several control methods have been proposed to overcome the limited switching frequency resolution⁽⁹⁾⁽¹⁰⁾. It can improve the output voltage regulation performance with the control algorithm. However, they could not improve the dynamic performance because of the limited

computation speed of the controller. In terms of dynamic performance, the control methods have been proposed to improve the dynamic performance and the stability⁽⁶⁾⁻⁽⁸⁾. They were analyzed the dynamic performance according to the time delay effect. In addition, the control algorithm was introduced to improve the dynamic performance. However, they could not overcome the limited switching frequency resolution. Therefore, the solution is necessary to obtain the tight output voltage regulation and fast dynamic performance for the high switching frequency converter.

The previous control methods cannot overcome both the limited PWM resolution and dynamic performance at the same time. In this paper, the FPGA controller is developed to improve both the switching frequency resolution and dynamic performance compared with the conventional DSP. The FPGA controller utilizes its fast computation and intrinsic parallelism. In addition, it has flexibility of bit width to optimize the digital computation. The PWM resolution is analyzed with the time step of each controller. In addition, the stability and dynamic performance is analyzed with the small signal analysis with the calculated computation speed of each controller. The performance of each controller is verified with the signal-level tests through the PSIM simulation and controller hardware-in-the-loop (CHIL) test system.

2. Performance Improvement of FPGA Controller

The LLC resonant converter with a feedback controller is shown in Fig. 1, which is composed of a primary half bridge structure, a transformer, the LLC resonant tank, and a digital controller⁽¹¹⁾.

2.1 Enhancement of Switching Frequency Resolution The general-purpose DSP (TI TMS320F28335) and the proposed FPGA (Xilinx XC7A100T) controller have 150 MHz and 450 MHz clock frequency, respectively. Figure 2 shows the operational principle to generate the gate signals. The clock speed determines the time step used to

a) Correspondence to: Jee-Hoon Jung. E-mail: jhjung@unist.ac.kr

* Korea Institute of Energy Research (KIER)

152, Gajeong-ro, Yuseong-gu, Daejeon, Republic of Korea

** Pohang University of Science and Technology (POSTECH)
77, Cheongam-Ro, Nam-Gu, Pohang, Gyeongbuk, Republic of Korea

*** Ulsan National Institute of Science and Technology (UNIST)
50, UNIST-gil, Ulsan 44919, Republic of Korea




Fig. 1. Scheme of LLC resonant converter with a feedback controller




Fig. 2. Principle of gate signal generation

generate the triangular waveform that implements the pulse frequency modulation (PFM) gate signals. The time steps can be calculated as follows ⁽⁹⁾:

$$T_{b,prd} = \frac{T_s}{2T_{tb,clk}} \dots \dots \dots (1)$$

where $T_{b,prd}$ is the number of time steps, T_s is the switching period, and $T_{tb,clk}$ is the period of the system clock. $T_{b,prd}$ determines the switching frequency resolution according to a single bit change in control variables. The switching frequency resolution can be calculated as follows ⁽⁹⁾:

$$\Delta f_s = \frac{1}{2T_{tb,clk}} \left(\frac{1}{T'_{b,prd}} - \frac{1}{T_{b,prd}} \right) \dots \dots \dots (2)$$

The controller has limitations in terms of the PWM resolution and the computation speed as the increment of the switching frequency. The 1 MHz switching frequency is selected to verify the performance limitation of the controller. From (1) and (2), the DSP controller has 75 $T_{b,prd}$ steps and 13.158 kHz switching frequency resolution at 1 MHz switching frequency. The FPGA controller has 225 $T_{b,prd}$ steps and 2.2 kHz frequency resolution. From (1), the input-output voltage gain variation can be derived in terms of $T_{b,prd}$ as follows:

$$G(\Delta T_{b,prd}) = \left\| H_r \left(\frac{T'_{b,prd}}{2T_{tb,clk}f_r} \right)^{-1} - H_r \left(\frac{T_{b,prd}}{2T_{tb,clk}f_r} \right)^{-1} \right\| \dots \dots \dots (3)$$

where H_r is the voltage gain of the LLC resonant converter and f_r is the resonant frequency. From (3), when the input and output voltages are 400 V and 20 V, the output voltage resolutions of the LLC resonant converter using the DSP




Fig. 3. Output voltage variation according to switching frequency variation

and FPGA controllers are 200 mV and 13.4 mV, respectively. They are larger than the sampling resolution, 4.88 mV, of the 12 bit ADC which are used in the controllers. Having lower output voltage resolution than the ADC sampling resolution induces high steady state error in the output voltage regulation. The controller frequently changes the switching frequency to compensate the error, which generates large output voltage ripple and primary- and secondary-side current fluctuation. However, the FPGA controller has 15 times smaller output voltage variation than that of the DSP controller, which induces the primary- and secondary-side current variations. Figure 3 shows the output voltage variation according to the limited switching frequency resolution. Therefore, the FPGA has tight output voltage regulation performance compared with the DSP.


2.2 Enhancement of Dynamic Performance

The LLC resonant converter operating at high switching frequency has a high crossover frequency in the open loop transfer function due to the high resonant frequency and small output capacitance ⁽¹²⁾⁽¹³⁾. An ideal digital controller completes all the computation processes and updates the switching frequency within a single switching period ⁽¹⁴⁾. However, with a typical digital controller is difficult to achieve the cycle-by-cycle control at high switching frequency due to its limited computational speed. The DSP controller using a PI compensator requires 14 μs time delay (= 72 kHz delayed frequency, f_d) to complete a single control process. On the other hand, the proposed FPGA controller requires 1 μs delay for the computation and another 1 μs delay for analog-to-data conversion from the integrated ADC (= 500 kHz delayed frequency). The transfer function of the time delay can be derived as follows ⁽⁶⁾:


$$G_{delay}(s) = \frac{1 - e^{-sT_{delay}}}{sT_{delay}} \cong \frac{1}{1 + \frac{sT_{delay}}{2}} \dots \dots \dots (4)$$

where T_{delay} is the time delay. T_{delay} makes the drastic decrease of gain and phase near the delayed frequency. Therefore, the crossover frequency (i.e. control bandwidth, C_{BW}) should be sufficiently lower than the delayed frequency to avoid drastic phase drop.


Figure 4 shows the theoretical transfer function (v_o/ω_{sn}) and loop gain of LLC resonant converter using MATLAB ⁽¹⁵⁾. Where v_o is the output voltage and ω_{sn} is the normalized



(a) Transfer function of LLC resonant converter




(b) Loop gain with cycle-by-cycle control




(c) Time delay effect by the limited computation time

switching frequency. The LLC resonant converter can obtain a high control bandwidth with the first double pole compensation as shown in Fig. 4(a). The cycle-by-cycle control has maximum control speed. Figure 4(b) shows the loop gain at the cycle-by-cycle control condition. It has high crossover frequency with enough phase margin. However, the 83 kHz delayed frequency of the DSP controller is located near the first double pole (27 kHz). The DSP controller cannot obtain high control bandwidth because the crossover frequency should be lower than the first double pole frequency to avoid drastic phase drop. On the other hand, the FPGA controller can achieve higher control bandwidth than that of the DSP



(d) Loop gain of the general-purpose DSP



(e) Loop gain of the proposed FPGA controller

Fig. 4. Loop gain according to the controller

controller, since the 500 kHz delayed frequency is sufficiently far from the first double pole. Figure 4(c) shows the time delay effect of DSP compared with the cycle-by-cycle control. It shows the large phase drop near the frequency of time delay.

The DSP controller does not require the first double pole compensation, because it has drastic phase drop near the first double pole. A two-pole and one-zero (2P1Z) compensator has a pole at the origin to eliminate steady state error and a single zero to boost the phase margin. The additional pole results in -20 dB/dec gain drop after the single zero such that the crossover frequency is located before the first double pole. The 2P1Z compensator shows 14 times higher control bandwidth (7 kHz crossover frequency) than that of the PI compensator (495 Hz crossover frequency), as shown in Fig. 4(d).

The FPGA controller requires the first double pole compensation, because it shows drastic phase drop at high frequency region (500 kHz). A three-pole two-zero (3P2Z) compensator has a single pole at the origin, double zero at the first double pole, and double pole after the crossover frequency to achieve sufficient phase margin and enough damping at high frequency region. The theoretical results show that the FPGA shows approximately seven times higher control bandwidth (50 kHz crossover frequency) than that of the DSP controller, as shown in Fig. 4(e).

3. Controller Verification Using Signal-Level Test

Figure 5 shows the HIL test structure to implement the signal-level test. The HIL test system operates as a virtual converter which is configured with the voltage source and the electric load to simulate the output side of the power converter. The target output voltage is 20 V, which has variation







Fig. 5. Hardware-in-the-Loop (HIL) system for the signal-level test




(a) DSP controller with light to heavy load change



(b) FPGA controller with light to heavy load change




(c) DSP controller with heavy to light load change




(d) FPGA controller with heavy to light load change

Fig. 6. Comparison of time delay and frequency resolution



(a) DSP controller case




(b) FPGA controller case

Fig. 7. Simulation results of output voltage ripple


according to the load condition to test the controller performance. The controller generates the PWM signals. The switching frequency of the PWM signal has variation according to the output voltage variation. The computation speed is measured by using the GPIO port of the controller. The controller obtains the real-time dynamics of the output voltage measurement through the analog interface, which shows the switching frequency resolution and computation performance⁽¹⁶⁾⁽¹⁷⁾. The time delay and switching frequency resolution are measured by experimental signal-level tests shown in Fig. 6. The load change detection shows the variation of the load condition, which has variation from the high signal to the low signal for the load variation from the light to heavy condition, vice versa. The case in Figs. 6(a) and (b) is to emulate the load changing from light to heavy, which reduces switching frequency. In these cases, the FPGA controller shows seven times smaller time delay ($2\mu\text{s}$) than that of the DSP controller ($14.08\mu\text{s}$). In addition, the FPGA controller has approximately 5.9 times higher switching frequency resolution (2.2 kHz) than that of the DSP controller (13.15 kHz).

Table 1. Simulation Results of Converter's Performance

Specification	DSP controller	FPGA controller
Input/Output	400V/20V, 12 A	
F_r	1 MHz	
$V_{o,r}$	0.366 V	0.062 V
$I_{p,p}$	2.767 A	2.238 A
$I_{s,p}$	28.549 A	23.838 A
F_d	72 kHz	500 kHz
C_{BW}	6.5 kHz	51 kHz
T_{up}	87 μ s	10 μ s
T_{down}	97 μ s	15 μ s



(a) 71 kHz delayed frequency with two-pole one-zero compensator




(b) 500 kHz delayed frequency with three-pole two-zero compensator


Fig. 8. Loop gain according to time delay

The case in Figs. 6(c) and (d) is to emulate the load changing from heavy to light, which increases switching frequency. In these cases, the FPGA and the DSP have the same time delay according to the previous cases, respectively. Consequently, the FPGA has approximately 6.1 times higher switching frequency resolution (2.2 kHz) than that of the DSP controller (13.51 kHz).


Using the switching frequency resolution and computation time, the simulation model can be designed to measure the output voltage ripple and small signal response according to the controllers. Figure 7 shows the output voltage ripple and primary- and secondary-side current variation using PSIM simulation software. The FPGA based converter reduces output voltage ripple (83%) and primary and secondary-side peak current variation (19.1% and 16.5%, respectively) compared with the DSP based converter. All the performance



(a) DSP case



(b) FPGA case



(c) Comparison of dynamic performance

Fig. 9. Step load response according to the controller

improvements are listed in Table 1, where F_r is the resonant frequency, $V_{o,r}$ is the output voltage ripple, $I_{p,p}$ is the primary side peak current, $I_{s,p}$ is the secondary side peak current, and T_{up} and T_{down} are the load transient time according to load increment and decrement, respectively. Figure 8 verifies theoretical control bandwidth with PSIM simulation results. The FPGA controller has 51 kHz crossover frequency which is 7.28 times higher than that of the DSP controller. In the time domain, Fig. 9 shows the dynamic performance with output voltage settling time (1% voltage error) based on the load variations using the PSIM simulation software. The settling time of the FPGA controller is 8.7 times (increment) and 6.5 times (decrement) faster than that of the DSP controller, respectively.

The selected FPGA is not a state-of-the-art FPGA chip. However, in terms of the cost-effectiveness, the implemented FPGA (XC7A100T-1CSG324C) is five times more expensive than the DSP (TMS320F28335). However, the cost of the FPGA chip depends on the number of look-up tables (LUT). The implemented FPGA controller uses only 2,069 LUTs, which corresponds 3% of total LUTs. It also uses 1 DSP

slice out of 240 total DSP slices and 63 slice registers out of 126,800 slice registers. The cost of the FPGA can be decreased if we use an FPGA with a smaller number of LUTs. For example, the cost of XC7A15T-1FTG256C is similar to that of the DSP without any performance degradation.

4. Conclusion

In this paper, an FPGA controller for LLC resonant converter is developed to overcome the limited switching frequency resolution and dynamic performance of the DSP controller at a high switching frequency (1 MHz). Theoretically, the FPGA controller has approximately six times higher switching frequency resolution and seven times higher control bandwidth using a three-pole two-zero compensator compared to the DSP controller. The simulation results and experimental signal-level tests verify the improved switching frequency resolution and higher control bandwidth of the proposed FPGA controller. In future work, the prototype converter based on the FPGA controller will be implemented to verify the output voltage ripple, primary- and secondary-side current variations, stability, and controllability improvement.

Acknowledgment

This research was supported by Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Science, ICT & Future Planning (NRF-2019R1A2B5B01069665).

References

- (1) Y. Hayashi, H. Toyoda, and T. Ise: "Contactless DC Connector Concept for High-Power-Density 380-V DC Distribution System", in *IEEE Journal of Industry Applications*, Vol.4, No.1, pp.49–58 (2015)
- (2) T. Yamamoto, Y. Bu, T. Mizuno, Y. Yamaguchi, and T. Kano: "Loss Reduction of Transformer for LLC Resonant Converter Using a Magnetoplated Wire", in *IEEE Journal of Industry Applications*, Vol.7, No.1, pp.43–48 (2018)
- (3) S. Kimura, K. Nanamori, T. Kawakami, J. Imaoka, and M. Yamamoto: "Allowable Power Analysis and Comparison of High Power Density DC-DC Converters with Integrated Magnetic Components", in *IEEE Journal of Industry Applications*, Vol.6, No.6, pp.463–472 (2017)
- (4) J. Imaoka, M. Yamamoto, and T. Kawashima: "High-Power-Density Three-phase Interleaved Boost Converter with a Novel Coupled Inductor", in *IEEE Journal of Industry Applications*, Vol.4, No.1, pp.20–30 (2015)
- (5) A. Prodic, D. Maksimovic, and R.W. Erickson: "Design and implementation of a digital PWM controller for a high-frequency switching DC-DC power converter", *IECON'01. 27th Annual Conference of the IEEE Industrial Electronics Society (Cat. No.37243)*, Vol.2, pp.893–898, Denver, CO, USA (2001)
- (6) S. Bibian and H. Jin: "Time delay compensation of digital control for DC switchmode power supplies using prediction techniques", in *IEEE Transactions on Power Electronics*, Vol.15, No.5, pp.835–842 (2000)
- (7) Y.-T. Chang and Y.-S. Lai: "Effect of sampling frequency of A/D converter on controller stability and bandwidth of digital-controlled power converter", *2007 7th International Conference on Power Electronics*, Daegu, pp.625–629 (2007)
- (8) T. Nussbaumer, M.L. Heldwein, G. Gong, S.D. Round, and J.W. Kolar: "Comparison of Prediction Techniques to Compensate Time Delays Caused by Digital Control of a Three-Phase Buck-Type PWM Rectifier System", in *IEEE Transactions on Industrial Electronics*, Vol.55, No.2, pp.791–799 (2008)
- (9) H. Park and J. Jung: "PWM and PFM Hybrid Control Method for LLC Resonant Converters in High Switching Frequency Operation", in *IEEE Transactions on Industrial Electronics*, Vol.64, No.1, pp.253–263 (2017)
- (10) A.V. Peterchev and S.R. Sanders: "Quantization resolution and limit cycling in digitally controlled PWM converters", in *IEEE Transactions on Power Electronics*, Vol.18, No.1, pp.301–308 (2003)
- (11) T. Yamamoto, Y. Konno, K. Sugimura, T. Sato, Y. Bu, and T. Mizuno: "Loss Reduction of LLC Resonant Converter using Magnetocoated Wire", in *IEEE Journal of Industry Applications*, Vol.8, No.1, pp.51–56 (2019)
- (12) H. Park and J. Jung: "Power Stage and Feedback Loop Design for LLC Resonant Converter in High-Switching-Frequency Operation", in *IEEE Transactions on Power Electronics*, Vol.32, No.10, pp.7770–7782 (2017)
- (13) Z.U. Zahid, J.J. Lai, X.K. Huang, S. Madiwale, and J. Hou: "Damping impact on dynamic analysis of LLC resonant converter", *2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014*, Fort Worth, TX, pp.2834–2841 (2014)
- (14) L. Corradini, P. Mattavelli, E. Tedeschi, and D. Trevisan: "High-Bandwidth Multisampled Digitally Controlled DC-DC Converters Using Ripple Compensation", in *IEEE Transactions on Industrial Electronics*, Vol.55, No.4, pp.1501–1508 (2008)
- (15) Z.U. Zahid, J.J. Lai, X.K. Huang, S. Madiwale, and J. Hou: "Damping impact on dynamic analysis of LLC resonant converter", *2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014*, pp.2834–2841, Fort Worth, TX (2014)
- (16) S. Lentijo, S. D'Arco, and A. Monti: "Comparing the Dynamic Performances of Power Hardware-in-the-Loop Interfaces", in *IEEE Transactions on Industrial Electronics*, Vol.57, No.4, pp.1195–1207 (2010)
- (17) M.O.O. Faruque and V. Dinavahi: "Hardware-in-the-Loop Simulation of Power Electronic Systems Using Adaptive Discretization", in *IEEE Transactions on Industrial Electronics*, Vol.57, No.4, pp.1146–1158 (2010)

Hwa-Pyeong Park (Non-member) received the B.S. degree from Korea University of Technology and Education, Cheonan, Korea, in 2014, and M.S. and Ph.D. degrees in electrical engineering from Ulsan National Institute of Science and Technology (UNIST), in 2016 and 2019, respectively. From 2019, he is senior researcher at Korea Institute of Energy Research (KIER), Energy ICT.ESS Lab. His main research interests include high-power-density DC-DC converter, power control algorithm for power converter, and Energy Storage System.



Yesung Kang (Non-member) received the B.S. degree from the School of Electrical and Computer Engineering, Ulsan National Institute of Science and Technology, South Korea, in 2013. Since 2013, he has been a PhD student with the School of Electrical and Computer Engineering, Ulsan National Institute of Science and Technology, South Korea. His research interests include design of DCNN accelerator architecture and low power VLSI design.



Seokhyeong Kang (Non-member) received the B.S. and M.S. degrees in electrical engineering from the Pohang University of Science and Technology, Pohang, South Korea, in 1999 and 2001, respectively, and the Ph.D. degree from the VLSI CAD Laboratory, University of California at San Diego, La Jolla, USA, in 2013. He was with the System-on-Chip (SoC) Development Team, Samsung Electronics, Suwon, South Korea, from 2001 to 2008, where he was involved in development and commercialization of optical disk drive SoC. He was a Professor with the Department of Electrical Engineering, Ulsan National Institute of Science and Technology, Ulsan, South Korea, from 2014 to 2018. He has been a Professor with the Department of Electrical Engineering, Pohang University of Science and Technology, since 2018. His current research interests include low-power design optimization and cost-driven methodology for chip implementation.



Jee-Hoon Jung (Non-member) received the B.S. degree in electronic and electrical engineering, and the M.S. and Ph.D. degrees in electrical and computer engineering from the Pohang University of Science and Technology (POSTECH), Pohang, South Korea, in 2000, 2002, and 2006, respectively. From 2006 to 2009, he had been a Senior Research Engineer with the Digital Printing Division, Samsung Electronics Company Ltd., Suwon. From 2009 to 2010, he had been a Postdoctoral Research Associate with the Department



of Electrical and Computer Engineering, Texas A&M University at Qatar (TAMUQ), Doha, Qatar. From 2011 to 2012, he had been a Senior Researcher in the Power Conversion and Control Research Center, HVdc Research Division, Korea Electrotechnology Research Institute (KERI), Changwon, South Korea. From 2013 to 2016, he had been an Assistant Professor with the School of Electrical and Computer Engineering, Ulsan National Institute of Science and Technology (UNIST), Ulsan, South Korea, where he is currently an Associate Professor. His research interests include dc–dc and ac–dc converters, switched-mode power supplies, motor diagnosis systems, digital control and signal processing algorithms, power conversion for renewable energy, and real-time and power hardware-in-the-loop (HIL) simulations of renewable energy and power grids. Recently, he has been researching high-frequency power converters using wide bandgap devices, smart power transformers for smart grids, power control algorithms and power line communications for dc microgrids, and wireless power transfer techniques for home appliances. Dr. Jung is a Senior Member of the IEEE Industrial Electronics Society, the IEEE Power Electronics Society, the IEEE Industry Applications Society, and the IEEE Power and Energy Society. He had served as a Member of the Editorial Committee of the Korea Institute of Power Electronics (KIPE) and now serves as a member of Board of Directors of the KIPE. In addition, he is a Guest Editor of *Energies* in MDPI.
