# Fundamentals and Standards in Hardware Description Languages

#### **NATO ASI Series**

#### **Advanced Science Institutes Series**

A Series presenting the results of activities sponsored by the NATO Science Committee, which aims at the dissemination of advanced scientific and technological knowledge, with a view to strengthening links between scientific communities.

The Series is published by an international board of publishers in conjunction with the NATO Scientific Affairs Division

A Life Sciences Plenum Publishing Corporation

B Physics London and New York

C Mathematical Kluwer Academic Publishers and Physical Sciences Dordrecht, Boston and London

Dordrecht, Boston and London

Debaylourel and Social Sciences

D Behavioural and Social Sciences
E Applied Sciences

F Computer and Systems Sciences Springer-Verlag

G Ecological Sciences Berlin, Heidelberg, New York, London,

H Cell Biology Paris and Tokyo
I Global Environmental Change

#### **NATO-PCO-DATA BASE**

The electronic index to the NATO ASI Series provides full bibliographical references (with keywords and/or abstracts) to more than 30000 contributions from international scientists published in all sections of the NATO ASI Series.

Access to the NATO-PCO-DATA BASE is possible in two ways:

- via online FILE 128 (NATO-PCO-DATA BASE) hosted by ESRIN,
   Via Galileo Galilei, I-00044 Frascati, Italy.
- via CD-ROM "NATO-PCO-DATA BASE" with user-friendly retrieval software in English, French and German (© WTV GmbH and DATAWARE Technologies Inc. 1989).

The CD-ROM can be ordered through any member of the Board of Publishers or through NATO-PCO, Overijse, Belgium.



Series E: Applied Sciences - Vol. 249

# Fundamentals and Standards in Hardware Description Languages

edited by

## Jean P. Mermet

Directeur de Recherche au CNRS, Laboratoire ARTEMIS, Université Joseph Fourier, Grenoble, France



Springer Science+Business Media, B.V.

Proceedings of the NATO Advanced Study Institute on Fundamentals and Standards in Hardware Description Languages II Ciocco, Barga, Italy April 16–26, 1993

#### Library of Congress Cataloging-in-Publication Data

```
Fundamentals and standards in hardware description languages / edited by Jean P. Mermet.
p. cm. -- (NATO ASI series. Series E, Applied sciences; vol. 249)

ISBN 978-94-010-4846-0 ISBN 978-94-011-1914-6 (eBook)

DOI 10.1007/978-94-011-1914-6
1. Computer hardware description languages. I. Mermet, Jean P.

II. Series: NATO ASI series. Series E, Applied sciences; no. 249. TK7885,7.F86 1993
621.39'2--dc20 93-20899
```

ISBN 978-94-010-4846-0

Printed on acid-free paper

All Rights Reserved

© 1993 Springer Science+Business Media Dordrecht Originally published by Kluwer Academic Publishers in 1993 Softcover reprint of the hardcover 1st edition 1993

No part of the material protected by this copyright notice may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying, recording or by any information storage and retrieval system, without written permission from the copyright owner.

### TABLE OF CONTENTS

Part I	Fundamentals		1
Fundamentals of Hardware Description Languages and Declarative Languages			3
Raymond B			
	natical basis and a declarative language	4	
	ctions ction and object denotations	4 5	
An intermezzo: lambda terms and combinators			
	functional basis for a declarative language	11	
	ral description	14	
	signating location in hardware structure	14	
	ectional systems rectional systems: introductory discussion	18 26	
	ma terms and the description of adirectional systems	20 29	
0.5	and write and the description of autrectional systems	2)	
CONLAN:	Presentation of Basic Principles, applications		39
and relation	to VHDL		
Dominique.	Borrione, Robert Piloty		
The Ge	enesis	39	
	ient feature of ConLan	39	
	ge derivation	44	
	ations of ConLan Tuence of ConLan on VHDL	65 75	
	rison of ConLan with VHDL	75 75	
		,,,	
Logic and A	Arithmetic in Hardware Description Languages		79
Alex Zamfir	escu		
Logic s		80	
	tion function design	83	
	ge defined types and operators	88	
	ls standard RTL functions and procedures g point types supported by HDLs	88 92	
	endental functions	92	
	ex numbers	95	
The Fu	zzy If-Then Rules	99	
HDLs I	Matching Fuzzy	101	
System Leve	el Design		109
Franz J.Ran			109
	ectronics Engineer's Point of View	109	
	Point of View	112	
	Level Design	113	
	cation and Modelling	114	
	s a Unified System Level Modelling Technique	125	
	Activities Level Design and Concurrent Engineering	143 144	
System	rever resign and concurrent engineering	144	

Part II Applications to formal proofs, high level sy multilevel simulation and hierarchical testi	nthesis, .ng	153
Formal Proofs from HDL Descriptions		155
Dominique Borrione, Hans Eveking, Laurence Pierre Verification of combinational circuits Proof of parameterized circuits against high level specifications Formal proof of Synchronized Sequential Circuits Symbolic Model Checking Inductive proofs of sequential circuits	160 167 172 179 185	
High-Level Synthesis in a Production Environment: Methodology and Algorithms		195
Reinaldo A. Bergamaschi High-Level Synthesis Methodology VHDL Modeling for Synthesis Algorithms for High-Level Synthesis from VHDL Integration between High-Level and Logic Synthesis	197 197 202 218	
Synthesis Applications of VHDL Eugenio Villar, Pablo Sánchez		231
RT and logic synthesis  Design Methologies VHDL combinational Circuit Description Latch, clock and register inference FSM inference Synthesis algorithms VHDL High-level synthesis methodology	237 238 240 243 246 249 256	
HDL-Driven Digital Simulation		263
Alec Stanculescu Purpose and Background Typical processing steps in HDL-driven Simulations Simulator Kernel Generation of Code for a given circuit Elaboration of Simulator Simulation Cycle Modeling in HDLs Research Topics	263 265 265 269 270 270 271 279	
Analog and Mixed-Level Simulation with Implications to VHDI Alain Vachoux, Kevin Nolan	٠	281
Conventional approach New analysis techniques The simulation spectrum Analog and digital modeling requirements Mixed-mode simulation techniques Implications for analog VHDL	285 295 306 308 313 325	
Rapid Development and Testing of Behavioral Models		331
James R. Armstrong, Alexander Honcharik Basic Modeling Approach	332	
The Pictorial Representation: The Process Model Graph The Behavioral Model and Model Test Development System Status	332 332 334 355	

Part III	Introduction to Hardware Description Languages implemented in the 80's		357
VHDL			359
Paul J. Menchini			
A Short History of VHDL		359	
	s of VHDL Semantic Model	364	
	w Features of VHDL'92	368 369	
	quested Features Not in VHDL'92	382	
ELLA			385
John D. Morison, Cleland O. Newton			
	soning Behind the Design of ELLA	386	
	erlying Model shing Features of the Language	386 387	
	A system	393	
Applicat	ion to Hardware Design	393	
Use of E	LLA	394	
DACAPO III			395
Franz J.Rammig			
	ons at the Algorithmic Level	398	
	ons at the System Level	402	
	ons at the Register Transfer Level ons at the Gate/Switch Level	405 406	
	al Descriptions	408	
CASCADE			411
Dominique B	orrione		
Modular		413	
	r modelling and abstraction levels vel modelling	416	
REGLAN	ver moderning	429	401
REGLAN Robert Piloty			431
•	nitive scalar value types	432	
	ors and quatarrays as primitive composite value type	434	
Behavior	description	436	
	c carrier types	437	
	and arrays of carriers	443	
*	unctions with carriers as arguments description	444	
	LAN simulation system	444 445	
KARL and ABL		5	447
Reiner Harte	<del></del>		74/
Textual F	CARL Versions	447	
	e Graphic Language ABL	452	
	g Structured Design mediate Form RT code	453	
	lated CAD Tools	460 460	
	ion Efforts	464	

#### **Preface**

The second half of this century will remain as the era of proliferation of electronic computers. They did exist before, but they were mechanical.

During next century they may perform other mutations to become optical or molecular or even biological. Actually, all these aspects are only fancy dresses put on mathematical machines. This was always recognized to be true in the domain of software, where "machine" or "high level" languages are more or less rigourous, but immaterial, variations of the universaly accepted mathematical language aimed at specifying elementary operations, functions, algorithms and processes.

But even a mathematical machine needs a physical support, and this is what hardware is all about. The invention of **hardware description languages** (HDL's) in the early 60's, was an attempt to stay longer at an abstract level in the design process and to push the stage of physical implementation up to the moment when no more technology independant decisions can be taken.

It was also an answer to the continuous, exponential growth of complexity of systems to be designed. This problem is common to hardware and software and may explain why the syntax of hardware description languages has followed, with a reasonable delay of ten years, the evolution of the programming languages: at the end of the 60's they were "Algol like", a decade later "Pascal like" and now they are "C or ADA-like". They have also integrated the new concepts of advanced software specification languages.

Although HDL's can describe some of the constraints associated to a given technology (timing, resolution functions, topology ...), these data can be considered as "outside world" parameters. The domain of HDL's contains abstract objects, which in theory could be mapped onto any technology, if convenient CAD tools were provided. This results into a new situation.

On the one hand side, due to their complexity, which was made them unmanageable even by large human teams since a few years, systems to be designed depend upon available CAD tools. We shall certainly continue to develop CAD tools able to implement more complex systems, but we shall design more and more implement systems that existing CAD tools are able to implement.

On the other hand side, HDL descriptions will remain "implementation free", although increasingly precise and complete, making possible several successive implementations of the same system over several technological generations.

It is interesting enough to know that this property was one of the biggest incentive (together with design documentation maintenance) for the DoD to launch the call for proposals for a VHDL (Very High Speed Intagrated Circuits HDL) because military systems have multi-decade lifespans and then imply reprocurement of obsolete part.

It is always fruitful to have regularly a look back to the technological progress, in order to confront its evolution to the fundamental concepts. This is the first aim of this book, and it has been achieved by scientists able to make a synthesis over several decades.

The first part deals with mathematics, high level language concepts and system level methodology. It will help to assimilate the theoretical background for advanced application domains of HDL's:

- Formal proof of designs
- High level synthesis
- Multilevel mixed mode simulation
- Hierarchical test generation

These topics constitute the second part of the book.

But a sample of the most recently fully implemented HDL's will be also provided in the third part of the book. They demonstrate at the same time how new concepts can become reality, how long it takes and how long it will again take to complete HDL up to the level of knowledge of to day and, what is more, to have them easily used by system engineers and designers. Drawing the lessons of thirty years of Hardware Description Languages, this book is also an incitement to stay modest: new technologies, whether "high" or "ordinary" require a human generation to become widely accepted.

#### Acknowledgements

My gratitude is large to the NATO scientific committee who has accepted to support generously my proposal of Advanced Study Institute entitled like this book. I hope that they will find enough justification of their choice in the quality of the event and of the resulting book.

I must thank also the Commission of European Communities who has allowed to support, indirectly but significantly, the organisation of this ASI through the ESPRIT/ECIP2 contract and has permitted to charge on ESPRIT projects travel and living expenses of some members of these projects.

The support from companies was impressive with, in first rank, SUN Microsystems France and SUN Microsystems Italy, having provided ten workstations with technical assistance and also IBM, Mentor-Graphics and VANTAGE (A VIEWLOGIC Company) having made available one station each with their most advanced application software.

I shall not forget the remarquable contribution of small EDA companies such as Model Technology, ANACAD, FINTRONIC-USA, CLSI, and LEDA whose software and courseware have brought an irreplaceable technology for the hands-on laboratories.

But obviously this book belongs to its authors. I want to thank them warmly for having accepted to publish the best of their outstanding works and for having spent a lot of precious time to do this within severe constraints of size and presentation.

Wojciech Sakowski did the coordination of this collective work defining a unified presentation, collecting, reformating, cutting and pasting: he deserves a special acknowledgement.

Claire Bryars brought a professional check of the conformance of the text with the syntax of English.

Grenoble, June 10th, 1993

Jean Mermet

#### List of contributors

Jim ARMSTRONG VIRGINIA TECH **Dpt Electrical Engineering** BLACKSBURG, VA 24061 USA 703/231 4723 703/231 3362 (fax) email: JRA@VTVM1.CC.VT.EDU

Mr Reinaldo A. BERGAMASCHI IBM Thomas J. Watson RC PO Box 218 YORKTOWN HEIGHTS, NY 10598-0704 USA 1/914 945 3903 1/914 945 2141 (fax)

email: rab@watson.ibm.com

Dominique BORRIONE ARTEMIS Institut Imag BP 53 X 38041 GRENOBLE CEDEX **FRANCE** 33/76 51 46 04 33/76 51 96 37 (fax) email: borrione@imag.imag.fr

Raymond T. BOUTE FACULTÝ OF MATH & COMP.SCIENCE

Departement d'Informatique Toernooiveld 1 6525 ED NIJMEGEN PAYS BAS 31/80 652217 31/80 553 450 (fax) email: germaine@cs.kun.nl

Hans EVEKING INSTITUT FUR DATENTECHNIK Techn. University of Darmstadt Merckstrasse 25 D-6100 DARMSTADT ALLEMAGNE 49/6151 162 075 49/6151 164 976 (fax)

Prof Reiner **HARTENSTEIN** UNIVERSITY KAISERSLAUTERN Fachbereich Informatik - Bau 12

Postfach 3049 6750 KAISERSLAUTERN

email: xbr4d75r@ddathd21.bitnet

**ALLEMAGNE** 49/631 205 26 06

email: abakus@informatik.uni.kl.de

Paul MENCHINI 2 Davis Drive, PO Box 13036 Research Triangle Park -RTP, NC 27709-3036 **USA** 

1/919 990 9506 1/919 990 8561 (fax)

email: mench@rock.concert.net

Mr John MORISON DEFENSE RESEACH AGENCY St Andrew Road Malvern WORCS WR 14 3PS UK 44/684 895 071

M. Cleland **NEWTON** DEFENSE RESEARCH AGENCY St Andrews Road Great Malvern WORCS WR 14 3PS UK 44/684 89 5071

email: newton@hermes.mod.uk

Mr. Kevin NOLAN Object Design, INC Burlington, MA 01803 **USA** 1/503 626 9700 email: kevin@odi.com

Ms. Laurence Pierre Université de Provence/UFRMIM 3 Place Victor Hugo 13331 Marseille Čedex 03 FRANCE 33/91 10 61 10 49/69 798 83 532 (fax)

Robert PILOTY М INSTITUT FÜR DATENTECHNIK TH Darmstadt Merckstrasse 25 DARMSTADT 6100 **ALLEMAGNE** 49/6151 16 20 76 49/6151 164 976 (fax) email: piloty@idtsun1.dtro.e-technik.th-darmstadt.de

Mr Franz RAMMIG UNIVERSITY PADERBORN, FB 17 Warburger Strasse 100 4790 PADERBORN ALLEMAGNE 49/5251 603 427 (fax) 49/5251 602 069 email: franz@perseus.uni-paderborn.de

M. Alec STANCULESCU FINTRONIC 1360 Willow Road Suite 205 MENLO PARK, CA 94205 USA 1/415 345 4574 1/415 325 4908 (fax) email: alec@fintronic.com

Mr Alain VACHOUX
Ecole Polytechnique Fédérale de Lausanne
Electronics Laboratories
LEG-EL ECUBENS
1015 LAUSANNE
SUISSE

email: vachoux@legsun1.epfl.ch

M. Eugenio VILLAR UNIVERSITY CANTABRIA Dept of Electronics Av. Los Castros S/N 39011 SANTANDER ESPAGNE 34/42 20 13 98 34/42 20 14 02 (fax)

email: VILLAR@MELST1.UNICAN.ES

M. Alex ZAMFIRESCU VANTAGE Suite 200 42808 Christy Street FREMONT, CA 94538 USA 1/510 659 0901 1/510 659 0129 (fax)

email: anz@vas.com