

GeSn-on-insulator substrate formed by direct wafer bonding

Lee, Kwang Hong; Bao, Shuyu; Wang, Wei; Lei, Dian; Wang, Bing; Gong, Xiao; Tan, Chuan Seng; Yeo, Yee-Chia

2016

Lei, D., Lee, K. H., Bao, S., Wang, W., Wang, B., Gong, X., et al. (2016). GeSn-on-insulator substrate formed by direct wafer bonding. *Applied Physics Letters*, 109(2), 022106-.

<https://hdl.handle.net/10356/81989>

<https://doi.org/10.1063/1.4958844>

© 2016 American Institute of Physics. This paper was published in *Applied Physics Letters* and is made available as an electronic reprint (preprint) with permission of American Institute of Physics. The published version is available at: [<http://dx.doi.org/10.1063/1.4958844>]. One print or electronic copy may be made for personal use only. Systematic or multiple reproduction, distribution to multiple locations via electronic or other means, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper is prohibited and is subject to penalties under law.

Downloaded on 26 Aug 2022 04:43:19 SGT

GeSn-on-insulator substrate formed by direct wafer bonding

Dian Lei,¹ Kwang Hong Lee,² Shuyu Bao,^{2,3} Wei Wang,¹ Bing Wang,² Xiao Gong,^{1,a)} Chuan Seng Tan,³ and Yee-Chia Yeo^{1,a)}

¹Department of Electrical and Computer Engineering, National University of Singapore, Singapore 117576

²Low Energy Electronic Systems (LEES), Singapore MIT Alliance for Research and Technology (SMART),

1 CREATE Way, #10-01 CREATE Tower, Singapore 138602

³School of Electrical and Electronic Engineering, Nanyang Technological University, 50 Nanyang Avenue, Singapore 639798

(Received 13 June 2016; accepted 3 July 2016; published online 13 July 2016)

GeSn-on-insulator (GeSnOI) on Silicon (Si) substrate was realized using direct wafer bonding technique. This process involves the growth of $\text{Ge}_{1-x}\text{Sn}_x$ layer on a first Si (001) substrate (donor wafer) followed by the deposition of SiO_2 on $\text{Ge}_{1-x}\text{Sn}_x$, the bonding of the donor wafer to a second Si (001) substrate (handle wafer), and removal of the Si donor wafer. The GeSnOI material quality is investigated using high-resolution transmission electron microscopy, high-resolution X-ray diffraction (HRXRD), atomic-force microscopy, Raman spectroscopy, and spectroscopic ellipsometry. The $\text{Ge}_{1-x}\text{Sn}_x$ layer on GeSnOI substrate has a surface roughness of 1.90 nm, which is higher than that of the original $\text{Ge}_{1-x}\text{Sn}_x$ epilayer before transfer (surface roughness is 0.528 nm). The compressive strain of the $\text{Ge}_{1-x}\text{Sn}_x$ film in the GeSnOI is as low as 0.10% as confirmed using HRXRD and Raman spectroscopy. *Published by AIP Publishing.* [<http://dx.doi.org/10.1063/1.4958844>]

Germanium-tin ($\text{Ge}_{1-x}\text{Sn}_x$) alloy is an attractive Group IV semiconductor for potential application in both nano-electronic and photonic devices. $\text{Ge}_{1-x}\text{Sn}_x$ alloy can be used as the channel layer in metal-oxide-semiconductor field-effect transistors (MOSFETs) to achieve carrier mobilities higher than that of Ge MOSFETs.^{1–5} By adjusting the Sn mole fraction x and through strain engineering, the band gap of $\text{Ge}_{1-x}\text{Sn}_x$ can be tuned,^{6–8} enabling the realization of $\text{Ge}_{1-x}\text{Sn}_x$ photo-detectors (PDs)^{9,10} and $\text{Ge}_{1-x}\text{Sn}_x$ light emitting diodes (LEDs)¹¹ that work in the mid-infrared wavelength range. In addition, strain-free $\text{Ge}_{1-x}\text{Sn}_x$ was reported to be a direct band gap material with a Sn composition of 6.5%.¹² This makes $\text{Ge}_{1-x}\text{Sn}_x$ as a promising material to realize a laser based on Group IV semiconductors.¹³ Combination of Group IV-based optical components with high speed complementary metal-oxide-semiconductor (CMOS) circuits could be desirable in future integrated chips, and the formation of a high-quality $\text{Ge}_{1-x}\text{Sn}_x$ layer on insulator substrate may be a suitable platform for monolithic integration.

Germanium-on-insulator (GeOI) substrates have been realized using Ge condensation technique,¹⁴ liquid phase epitaxy method,¹⁵ and Smart CutTM technology.¹⁶ The formation of GeSn-on-insulator (GeSnOI) substrate is less well explored. Methods like low temperature Sn-induced Ge crystallization^{17,18} and segregation controlled rapid-melting growth^{19–22} were investigated. These methods either require a seed for crystallization or have difficulties in achieving large-area GeSnOI substrate. Lin *et al.* fabricated a $\text{Ge}_{1-x}\text{Sn}_x/\text{Ge}/\text{GeO}_2/\text{SiO}_2/\text{Si}$ structure using wafer bonding technique,²³ where a thick Ge layer exists below the $\text{Ge}_{1-x}\text{Sn}_x$ layer, i.e., the $\text{Ge}_{1-x}\text{Sn}_x$ layer was not directly formed on an insulator.

In this letter, we demonstrate the formation of GeSnOI on Si substrate through direct wafer bonding (DWB) technique. The material quality of fabricated GeSnOI substrate was analyzed. The change in strain in the $\text{Ge}_{1-x}\text{Sn}_x$ film before and after DWB was also investigated using high-resolution X-ray diffraction (HRXRD) and Raman spectroscopy. The magnitude of the compressive strain in the $\text{Ge}_{1-x}\text{Sn}_x$ film in the GeSnOI formed is as low as 0.10%.

An ~ 100 nm thick $\text{Ge}_{1-x}\text{Sn}_x$ layer was grown on lightly p-type doped Si (001) substrate using a molecular beam epitaxy (MBE) system at 180 °C. The temperatures of Ge and Sn effusion cells are 1300 °C and 1000 °C, respectively. The $\text{Ge}_{1-x}\text{Sn}_x$ growth rate is 1.33 nm/min. The surface morphology of the as-grown $\text{Ge}_{1-x}\text{Sn}_x$ on Si substrate was characterized using atomic force microscopy (AFM), as shown in Fig. 1(a). A root-mean-square (RMS) surface roughness of 0.528 nm was obtained with a scan area of $20\ \mu\text{m} \times 20\ \mu\text{m}$, which reveals that the surface of $\text{Ge}_{1-x}\text{Sn}_x$ on Si is smooth. HRXRD reciprocal space mapping (HRXRD-RSM) was used to analyze the $\text{Ge}_{1-x}\text{Sn}_x$ film quality and to obtain the strain. Fig. 1(b) shows the (115) RSM of the $\text{Ge}_{1-x}\text{Sn}_x$ on Si




FIG. 1. (a) AFM surface scan of the $\text{Ge}_{1-x}\text{Sn}_x/\text{Si}$ substrate before DWB. The RMS roughness of the $\text{Ge}_{1-x}\text{Sn}_x$ surface is 0.528 nm. (b) (115) RSM of the $\text{Ge}_{1-x}\text{Sn}_x/\text{Si}$ (001) substrate. The substitutional Sn composition of 4.1% and the compressive strain of 0.19% are extracted.

^{a)} Authors to whom correspondence should be addressed. Electronic addresses: elecong@nus.edu.sg, Telephone: +65 6516-1589, FAX: +65 6516-1589 and yeo@ieee.org, Telephone: +65 6516-2298, FAX: +65 6779-1103. Present address: Department of Electrical and Computer Engineering, National University of Singapore, 10 Kent Ridge Crescent, 119260 Singapore.

substrate. The diagonal and vertical dashed lines indicate reciprocal lattice peak positions for fully strain-relaxed and pseudomorphic epitaxial layer on Si, respectively. The reciprocal lattice vectors Q_x and Q_z are along the [110] and [001] directions, respectively, and are given in terms of *reciprocal lattice units* (rlu) that are calculated from the angular positions (incident angle ω and diffracted angle 2θ) using the following equations:²⁴

$$Q_x(rlu) = \sin \theta \times \sin(\theta - \omega), \quad (1)$$

$$Q_z(rlu) = \sin \theta \times \cos(\theta - \omega). \quad (2)$$

The in-plane (a_x) and out-of-plane (a_z) lattice constants of $\text{Ge}_{1-x}\text{Sn}_x$ film can be calculated from the (115) RSM using

$$a_x = \frac{\sqrt{2}\lambda}{Q_x(rlu)}, \quad (3)$$

$$a_z = \frac{2\lambda}{Q_z(rlu)}. \quad (4)$$

The XRD wavelength (λ) is 0.154 nm. For $\text{Ge}_{1-x}\text{Sn}_x$ directly grown on Si substrate, a_x and a_z were calculated to be 0.56812 nm and 0.56999 nm, respectively, from the (115) RSM shown in Fig. 1(b). The substitutional Sn composition is calculated to be 4.1% and the compressive strain is 0.19% using Vegard's law.²⁴

After the growth of the $\text{Ge}_{1-x}\text{Sn}_x$ layer, a 500-nm-thick SiO_2 layer was deposited on the $\text{Ge}_{1-x}\text{Sn}_x$ surface using plasma enhanced chemical vapour deposition (PECVD). Densification was then carried out at 350 °C for 7 h in N_2 environment. This also removed residual by-products or gas molecules that may be incorporated on the deposited film. Chemical mechanical polishing (CMP) was used to planarize the SiO_2 surface to achieve a RMS roughness smaller than 0.2 nm. Such a smooth surface is required for DWB. The SiO_2 layer thickness was reduced to 150 nm after CMP. Both $\text{Ge}_{1-x}\text{Sn}_x/\text{Si}$ and Si handle wafers were subjected to O_2 plasma exposure for 15 s, followed by a deionized water rinse and then a spin drying process in a spin rinse dryer (SRD). The O_2 plasma exposure increases the surface hydrophilicity (water droplet surface contact angle $<5^\circ$) of the dielectric. The rinsing step was necessary to clean the wafers' surfaces and to populate the surface with hydroxyl (OH) groups at a sufficiently high density to initiate wafer bonding. After that, the samples were brought into contact at room temperature. Post bonding annealing of the bonded wafer pair was then carried out at 300 °C in N_2 ambient to further enhance the bond strength. Si was then etched away using tetramethylammonium hydroxide (TMAH) solution (25% by weight) at a temperature of 80 °C. A protective layer was spin-coated on the backside of handle wafer so that only the Si donor wafer was etched in TMAH solution. The $\text{Ge}_{1-x}\text{Sn}_x$ layer can act as an etch-stop layer since the etching selectivity of Si over $\text{Ge}_{1-x}\text{Sn}_x$ is very high (>1000) in TMAH solution, as obtained in a separate experiment. After the full removal of the donor Si substrate, the protective layer was removed in O_2 plasma to complete the GeSnOI substrate formation process.

Fig. 2(a) shows a low resolution cross-sectional transmission electron microscopy (XTEM) image of the fabricated GeSnOI substrate. The $\text{Ge}_{1-x}\text{Sn}_x$ surface, $\text{Ge}_{1-x}\text{Sn}_x/\text{SiO}_2$ interface, and SiO_2/Si interface are flat and free from micro-voids.




FIG. 2. (a) XTEM image of the fabricated GeSnOI substrate showing the $\text{Ge}_{1-x}\text{Sn}_x$ on SiO_2 on Si structure. The $\text{Ge}_{1-x}\text{Sn}_x$ surface, $\text{Ge}_{1-x}\text{Sn}_x/\text{SiO}_2$ interface, and SiO_2/Si interface are flat. No void can be observed at the SiO_2/Si bonding interface. HRTEM images in (b) and (c) show the GeSnOI surface and $\text{Ge}_{1-x}\text{Sn}_x/\text{SiO}_2$ interface. The crystalline lattice fringes of $\text{Ge}_{1-x}\text{Sn}_x$ layer can be clearly seen.

The $\text{Ge}_{1-x}\text{Sn}_x$ layer thickness is ~ 95 nm which is the same as the original $\text{Ge}_{1-x}\text{Sn}_x$ layer thickness grown on the Si substrate. This reveals that $\text{Ge}_{1-x}\text{Sn}_x$ layer was not etched by TMAH solution during the etching of the thick Si layer. The buried oxide layer thickness is ~ 150 nm. No void was observed at the SiO_2/Si bonding interface, indicating that a seamless bond was achieved. In addition, the GeSnOI surface and $\text{Ge}_{1-x}\text{Sn}_x/\text{SiO}_2$ interface are very flat, as shown in the high resolution TEM (HRTEM) images in Figs. 2(b) and 2(c), respectively. The crystalline lattice fringes of $\text{Ge}_{1-x}\text{Sn}_x$ layer can also be clearly seen.

Fig. 3(a) shows the AFM surface scan of the fabricated GeSnOI substrate with the scan area of $20 \mu\text{m} \times 20 \mu\text{m}$. The RMS surface roughness is 1.90 nm. This is high and should be due to the fact that the defective $\text{Ge}_{1-x}\text{Sn}_x/\text{Si}$ interface is now exposed on the top surface after DWB and the long exposure of $\text{Ge}_{1-x}\text{Sn}_x$ surface in TMAH solution during the Si substrate removal process. The inset shows an optical microscope (OM) image of the formed GeSnOI surface with a capture area of $\sim 1850 \times 2500 \mu\text{m}^2$. The GeSnOI surface roughness can be reduced by using a CMP step.

In order to examine the crystalline quality of the GeSnOI substrate and to analyze the change in strain in the




FIG. 3. (a) AFM surface scan of the fabricated GeSnOI substrate. The RMS surface roughness is 1.9 nm. Inset shows the OM image of the formed GeSnOI sample surface with a capture area of $\sim 1850 \times 2500 \mu\text{m}^2$. (b) (115) RSM of GeSnOI substrate. Sn composition of 4% and compressive strain of 0.10% are calculated. The reduction of compressive strain is probably due to the different thermal expansion coefficients in $\text{Ge}_{1-x}\text{Sn}_x$ and SiO_2 layers.




FIG. 4. (a) Raman spectrum of GeSnOI substrate shows the absence of Si-Si vibration mode. This indicates that Si from the donor wafer has been fully etched away. (b) Raman spectra of the GeSnOI, $\text{Ge}_{1-x}\text{Sn}_x$ on Si, and Ge (001) bulk substrates. Using the Raman shift results, the compressive strain of GeSnOI substrate is calculated to be 0.10% which is smaller than 0.26% (calculated using Raman data) in the original $\text{Ge}_{1-x}\text{Sn}_x/\text{Si}$ substrate.

$\text{Ge}_{1-x}\text{Sn}_x$ layer after DWB, HRXRD-RSM was performed on the fabricated GeSnOI substrate. (115) RSM of the GeSnOI substrate is shown in Fig. 3(b). Using Equations (1)–(4), a_x and a_z values for $\text{Ge}_{1-x}\text{Sn}_x$ film are calculated to be 0.56842 nm and 0.56964 nm, respectively. The Sn composition remains at 4.0% after the GeSnOI formation. The compressive strain of the $\text{Ge}_{1-x}\text{Sn}_x$ film was 0.10% as calculated from the HRXRD results. This is smaller in magnitude as compared to that in the original $\text{Ge}_{1-x}\text{Sn}_x/\text{Si}$ substrate (original compressive strain is 0.19% from HRXRD). The slight reduction of compressive strain is probably due to the different thermal expansion coefficients in $\text{Ge}_{1-x}\text{Sn}_x$ and SiO_2 layers. The thermal expansion coefficients of SiO_2 , Ge, and Sn are reported to be $5.6 \times 10^{-7} \text{K}^{-1}$, $6 \times 10^{-6} \text{K}^{-1}$, and $2.34 \times 10^{-5} \text{K}^{-1}$, respectively.^{25,26} Thus, the thermal expansion coefficient of $\text{Ge}_{1-x}\text{Sn}_x$ film should be larger than that of the SiO_2 buried layer in GeSnOI substrate. After thermal annealing in DWB and during the cooling process, the SiO_2 layer contracts less than the $\text{Ge}_{1-x}\text{Sn}_x$ layer.²⁷ As a result, the compressive strain in the $\text{Ge}_{1-x}\text{Sn}_x$ layer is reduced.

Raman spectroscopy was also carried out using a Witec alpha 300 R confocal Raman system equipped with a 532 nm green laser source. The laser intensity was fixed at 1.1 mW. Fig. 4(a) shows the Raman spectra of the GeSnOI substrate. Only one peak located near 300cm^{-1} was observed and can be assigned to the Ge-Ge vibration mode. The non-existence of the Si-Si vibration mode near 520cm^{-1} indicates that the Si layer from the donor wafer has been completely removed in TMAH solution. Fig. 4(b) shows the normalized Raman spectra of the $\text{Ge}_{1-x}\text{Sn}_x/\text{Si}$ substrate before DWB, the completed GeSnOI substrate, and, for reference, a Ge (001) bulk substrate. One strong Ge-Ge Raman peak at $\omega_{\text{Ge}} = 301.52 \text{cm}^{-1}$ appears on the spectrum of Ge bulk substrate. The Raman spectra of $\text{Ge}_{1-x}\text{Sn}_x$ also consist of only one strong peak near 300cm^{-1} , which can be assigned to Ge-Ge peak.^{28–30} Ge-Sn peaks cannot be observed with the 532 nm excitation. This is because that this laser wavelength excitation is far from the resonance condition with the E_1 to $E_1 + \Delta_1$ optical transitions of Ge-Sn mode as discussed in Ref. 29. As can be seen in Fig. 4(b), the Ge-Ge peaks of the $\text{Ge}_{1-x}\text{Sn}_x/\text{Si}$ substrate and GeSnOI substrate shift toward lower wavenumbers and become broader as compared to that of the Ge (001) bulk substrate. The peak positions of the Raman spectra are obtained based on the maximum of the Exponentially Modified Gaussian (EMG) function fitted curves.²⁹ This agrees with the conventional definition of peak frequencies in semiconductor

alloys. The Ge-Ge peaks of the $\text{Ge}_{1-x}\text{Sn}_x/\text{Si}$ substrate, GeSnOI substrate, and Ge (001) bulk substrate are 299.56cm^{-1} , 298.50cm^{-1} , and 301.52cm^{-1} , respectively. The Raman shift of the Ge-Ge peaks is determined by the difference of peak position between $\text{Ge}_{1-x}\text{Sn}_x$ and Ge bulk substrate. The measured Ge-Ge peak shift can be expressed as³⁰

$$\Delta\omega = \Delta\omega_{\text{alloy}} + \Delta\omega_{\text{strain}} = ax + b\varepsilon, \quad (5)$$

where $\Delta\omega$ is measured Raman shift, a and b are constant parameters, x is the Sn composition, and ε is the in-plane strain. The constant parameters of a and b are taken from Ref. 30. The relative Raman shifts of $\text{Ge}_{1-x}\text{Sn}_x$ on Si substrate and GeSnOI substrate compared to Ge bulk substrate are -1.96cm^{-1} and -3.02cm^{-1} , respectively. Combining with the Sn composition calculated from XRD, the compressive strain is calculated to be 0.26% for the $\text{Ge}_{1-x}\text{Sn}_x$ on Si substrate and 0.10% for the GeSnOI substrate using the measured Raman results. These results are consistent with HRXRD data and confirm that the compressive strain in the $\text{Ge}_{1-x}\text{Sn}_x$ film decreases slightly after GeSnOI substrate formation.

The GeSn film quality of the formed GeSnOI substrate was also evaluated using spectroscopic ellipsometry. The measurements were carried out using J. A. Woollam's spectroscopic ellipsometer with the photo energy from 1 to 4.5 eV. The ellipsometric angles Ψ and Δ were acquired at an incidence angle of 65° . Fig. 5 shows the complex dielectric function of the GeSn film from GeSnOI and GeSn-on-Si




FIG. 5. Complex dielectric function of the GeSn film from GeSnOI and GeSn-on-Si substrates. The sharp critical points E_1 , $E_1 + \Delta_1$, E'_0 , and E_2 correspond to the optical response of the GeSn film in both the samples, and are consistent with the crystallinity of the GeSn films.

substrates. The slight shift in the dielectric function could be due to the slight change in compressive strain in the GeSn film.³¹ The critical points E_1 , $E_1 + \Delta_1$, E'_0 , and E_2 correspond to the optical response of the GeSn films in both the samples.³¹ These sharp critical points indicate that the single crystalline property is well-maintained after the GeSnOI formation process, which is consistent with HRXRD and TEM results.

In conclusion, GeSnOI substrate was fabricated using DWB technique. The substrate quality was investigated using AFM, TEM, HRXRD, Raman spectroscopy, and spectroscopic ellipsometry. The crystalline quality of the $\text{Ge}_{1-x}\text{Sn}_x$ film is maintained after the DWB process. Based on HRXRD and Raman spectroscopy results, the magnitude of the compressive strain in the $\text{Ge}_{1-x}\text{Sn}_x$ film was reduced to 0.10% after GeSnOI substrate formation. This GeSnOI substrate could offer a useful platform for monolithic integration of electronic and photonic devices using Group IV-only materials.

This project was supported by Singapore National Research Foundation through the Competitive Research Program (Grant No. NRF-CRP6-2010-4), NUS Trailblazer Grant (Grant No. R-263-000-B43-733), Ministry of Education (MOE) Academic Research Fund (Grant No. R-263-000-B50-112), and National Research Foundation Singapore through the Singapore MIT Alliance for Research and Technology's Low Energy Electronic Systems (LEES) IRG. The authors are thankful to V. R. D'Costa for valuable discussions on analysis of ellipsometry data.

¹G. Han, S. Su, C. Zhan, Q. Zhou, Y. Yang, L. Wang, P. Guo, W. Wang, C. P. Wong, Z. X. Shen, B. Cheng, and Y.-C. Yeo, *Int. Electron Devices Meet. Tech. Dig.* **2011**, 402–404.

²S. Gupta, R. Chen, B. Magyari-Kope, H. Lin, B. Yang, A. Nainani, Y. Nishi, J. S. Harris, and K. C. Saraswat, *Int. Electron Devices Meet. Tech. Dig.* **2011**, 398–401.

³X. Gong, G. Han, F. Bai, S. Su, P. Guo, Y. Yang, R. Cheng, D. Zhang, G. Zhang, C. Xue, B. Cheng, J. Pan, Z. Zhang, E. S. Tok, D. A. Antoniadis, and Y.-C. Yeo, *IEEE Electron Device Lett.* **34**, 339 (2013).

⁴P. Guo, G. Han, X. Gong, B. Liu, Y. Yang, W. Wang, Q. Zhou, J. Pan, Z. Zhang, E.-S. Tok, and Y.-C. Yeo, *J. Appl. Phys.* **114**, 044510 (2013).

⁵D. Lei, W. Wang, Z. Zhang, J. Pan, X. Gong, G. Liang, E.-S. Tok, and Y.-C. Yeo, *J. Appl. Phys.* **119**, 024502 (2016).

⁶G. He and H. A. Atwater, *Phys. Rev. Lett.* **79**, 1937 (1997).

⁷P. Moontragoon, Z. Ikonc, and P. Harrison, *Semicond. Sci. Technol.* **22**, 742 (2007).

⁸J. Mathews, R. T. Beeler, J. Tolle, C. Xu, R. Roucka, J. Kouvetakis, and J. Menendez, *Appl. Phys. Lett.* **97**, 221912 (2010).

⁹S. Su, B. Cheng, C. Xue, W. Wang, Q. Cao, H. Xue, W. Hu, G. Zhang, Y. Zuo, and Q. Wang, *Opt. Express* **19**, 6400 (2011).

¹⁰Y. Dong, W. Wang, X. Xu, X. Gong, D. Lei, Q. Zhou, Z. Xu, W. K. Loke, S.-F. Yoon, G. Liang, and Y.-C. Yeo, *IEEE Trans. Electron Devices* **62**, 128 (2015).

¹¹J. D. Gallagher, C. L. Senaratne, P. Sims, T. Aoki, J. Menendez, and J. Kouvetakis, *Appl. Phys. Lett.* **106**, 091103 (2015).

¹²V. R. D'Costa, C. S. Cook, A. G. Birdwell, C. L. Littler, M. Canonico, S. Zollner, J. Kouvetakis, and J. Menendez, *Phys. Rev. B* **73**, 125207 (2006).

¹³S. Wirths, R. Geiger, N. von den Driesch, G. Mussler, T. Stoica, S. Mantl, Z. Ikonc, M. Luysberg, S. Chiussi, J. M. Hartmann, H. Sigg, J. Faist, D. Buca, and D. Grutzmacher, *Nat. Photonics* **9**, 88 (2015).

¹⁴S. Nakaharai, T. Tezuka, N. Sugiyama, Y. Moriyama, and S. Takagi, *Appl. Phys. Lett.* **83**, 3516 (2003).

¹⁵Y. Liu, M. D. Deal, and J. D. Plummer, *Appl. Phys. Lett.* **84**, 2563 (2004).

¹⁶T. Akatsu, C. Deguet, L. Sanchez, F. Allibert, D. Rouchon, T. Signamarcheix, C. Richtarch, A. Boussagol, V. Loup, F. Mazen, J.-M. Hartmann, Y. Campidelli, L. Clavelier, F. Letertre, N. Kernevez, and C. Mazure, *Mater. Sci. Semicond. Process.* **9**, 444 (2006).

¹⁷K. Toko, N. Oya, N. Saitoh, N. Yoshizawa, and T. Suemasu, *Appl. Phys. Lett.* **106**, 082109 (2015).

¹⁸H. Chikita, R. Matsumura, Y. Kai, T. Sadoh, and M. Miyao, *Appl. Phys. Lett.* **105**, 202112 (2014).

¹⁹M. Kurosawa, Y. Tojo, R. Matsumura, T. Sadoh, and M. Miyao, *Appl. Phys. Lett.* **101**, 091905 (2012).

²⁰M. Kurosawa, N. Taoka, H. Ikenoue, O. Nakatsuka, and S. Zaima, *Appl. Phys. Lett.* **104**, 061901 (2014).

²¹Z. Liu, J. Wen, X. Zhang, C. Li, C. Xue, Y. Zuo, B. Cheng, and Q. Wang, *J. Phys. D: Appl. Phys.* **48**, 445103 (2015).

²²T. Shimura, M. Matsue, K. Tominaga, K. Kajimura, T. Amamoto, T. Hosoi, and H. Watanabe, *Appl. Phys. Lett.* **107**, 221109 (2015).

²³J.-Y. J. Lin, S. Gupta, Y.-C. Huang, Y. Kim, M. Jin, E. Sanchez, R. Chen, K. Balram, D. Miller, J. Harris, and K. Saraswat, *Symp. VLSI Technol. Dig. Tech.* **2013**, T32–T33.

²⁴N. Bhargava, M. Coppinger, J. P. Gupta, L. Wielunski, and J. Kolodzey, *Appl. Phys. Lett.* **103**, 041908 (2013).

²⁵H. Tada, A. E. Kumpel, R. E. Lathrop, J. B. Slanina, P. Nieva, P. Zavracky, I. N. Miaolis, and P. Y. Wong, *J. Appl. Phys.* **87**, 4189 (2000).

²⁶K. H. Lee, S. Bao, G. Y. Chong, Y. H. Tan, E. A. Fitzgerald, and C. S. Tan, *J. Appl. Phys.* **116**, 103506 (2014).

²⁷Y. Ishikawa, K. Wada, D. D. Cannon, J. Liu, H.-C. Luan, and L. C. Kimerling, *Appl. Phys. Lett.* **82**, 2044 (2003).

²⁸H. Lin, R. Chen, Y. Huo, T. I. Kamins, and J. S. Harris, *Appl. Phys. Lett.* **98**, 261917 (2011).

²⁹V. R. D'Costa, J. Tolle, R. Roucka, C. D. Poweleit, J. Kouvetakis, and J. Menendez, *Solid State Commun.* **114**, 240 (2007).

³⁰R. Cheng, W. Wang, X. Gong, L. Sun, P. Guo, H. Hu, Z. Shen, G. Han, and Y.-C. Yeo, *ECS J. Solid State Sci. Technol.* **2**, P138 (2013).

³¹V. R. D'Costa, W. Wang, Q. Zhou, T. K. Chan, T. Osipowicz, E. S. Tok, and Y.-C. Yeo, *J. Appl. Phys.* **116**, 053520 (2014).