

HANDBOOK  
OF  
ALGORITHMS  
FOR  
PHYSICAL  
DESIGN  
AUTOMATION

EDITED BY  
CHARLES J. ALPERT  
DINESH P. MEHTA  
SACHIN S. SAPATNEKAR



CRC Press  
Taylor & Francis Group  
Boca Raton London New York

CRC Press is an imprint of the  
Taylor & Francis Group, an **informa** business

AN AUERBACH BOOK

---

# Contents

Editors .....	xiii
Contributors.....	xv

## ***PART I Introduction***

<b>Chapter 1</b> Introduction to Physical Design.....	3
<i>Charles J. Alpert, Dinesh P. Mehta, and Sachin S. Sapatnekar</i>	
<b>Chapter 2</b> Layout Synthesis: A Retrospective .....	9
<i>Ralph H.J.M. Otten</i>	
<b>Chapter 3</b> Metrics Used in Physical Design.....	29
<i>Frank Liu and Sachin S. Sapatnekar</i>	

## ***PART II Foundations***

<b>Chapter 4</b> Basic Data Structures .....	55
<i>Dinesh P. Mehta and Hai Zhou</i>	
<b>Chapter 5</b> Basic Algorithmic Techniques .....	73
<i>Vishal Khandelwal and Ankur Srivastava</i>	
<b>Chapter 6</b> Optimization Techniques for Circuit Design Applications .....	89
<i>Zhi-Quan Luo</i>	
<b>Chapter 7</b> Partitioning and Clustering .....	109
<i>Dorothy Kucar</i>	

## ***PART III Floorplanning***

<b>Chapter 8</b> Floorplanning: Early Research .....	139
<i>Susmita Sur-Kolay</i>	

<b>Chapter 9</b>	Slicing Floorplans .....	161
	<i>Ting-Chi Wang and Martin D.F. Wong</i>	
<b>Chapter 10</b>	Floorplan Representations .....	185
	<i>Evangeline F.Y. Young</i>	
<b>Chapter 11</b>	Packing Floorplan Representations .....	203
	<i>Tung-Chieh Chen and Yao-Wen Chang</i>	
<b>Chapter 12</b>	Recent Advances in Floorplanning .....	239
	<i>Dinesh P. Mehta and Yan Feng</i>	
<b>Chapter 13</b>	Industrial Floorplanning and Prototyping .....	257
	<i>Louis K. Scheffer</i>	

## **PART IV Placement**

<b>Chapter 14</b>	Placement: Introduction/Problem Formulation .....	277
	<i>Gi-Joon Nam and Paul G. Villarrubia</i>	
<b>Chapter 15</b>	Partitioning-Based Methods .....	289
	<i>Jarrod A. Roy and Igor L. Markov</i>	
<b>Chapter 16</b>	Placement Using Simulated Annealing .....	311
	<i>William Swartz</i>	
<b>Chapter 17</b>	Analytical Methods in Placement .....	327
	<i>Ulrich Brenner and Jens Vygen</i>	
<b>Chapter 18</b>	Force-Directed and Other Continuous Placement Methods .....	347
	<i>Andrew Kennings and Kristofer Vorwerk</i>	
<b>Chapter 19</b>	Enhancing Placement with Multilevel Techniques .....	377
	<i>Jason Cong and Joseph R. Shinnerl</i>	
<b>Chapter 20</b>	Legalization and Detailed Placement .....	399
	<i>Ameya R. Agnihotri and Patrick H. Madden</i>	

**Chapter 21** Timing-Driven Placement ..... 423  
*David Z. Pan, Bill Halpin, and Haoxing Ren*

**Chapter 22** Congestion-Driven Physical Design ..... 447  
*Saurabh N. Adya and Xiaojian Yang*

**PART V    *Net Layout and Optimization***

**Chapter 23** Global Routing Formulation and Maze Routing ..... 469  
*Muhammet Mustafa Ozdal and Martin D.F. Wong*

**Chapter 24** Minimum Steiner Tree Construction ..... 487  
*Gabriel Robins and Alexander Zelikovsky*

**Chapter 25** Timing-Driven Interconnect Synthesis ..... 509  
*Jiang Hu, Gabriel Robins, and Cliff C. N. Sze*

**Chapter 26** Buffer Insertion Basics ..... 535  
*Jiang Hu, Zhuo Li, and Shiyan Hu*

**Chapter 27** Generalized Buffer Insertion ..... 557  
*Miloš Hrkić and John Lillis*

**Chapter 28** Buffering in the Layout Environment ..... 569  
*Jiang Hu and Cliff C. N. Sze*

**Chapter 29** Wire Sizing ..... 585  
*Sanghamitra Roy and Charlie Chung-Ping Chen*

**PART VI    *Routing Multiple Signal Nets***

**Chapter 30** Estimation of Routing Congestion ..... 599  
*Rupesh S. Shelar and Prashant Saxena*

**Chapter 31** Rip-Up and Reroute ..... 615  
*Jeffrey S. Salowe*

<b>Chapter 32</b>	Optimization Techniques in Routing .....	627
	<i>Christoph Albrecht</i>	
<b>Chapter 33</b>	Global Interconnect Planning .....	645
	<i>Cheng-Kok Koh, Evangeline F.Y. Young, and Yao-Wen Chang</i>	
<b>Chapter 34</b>	Coupling Noise .....	673
	<i>Rajendran Panda, Vladimir Zolotov, and Murat Becer</i>	

## **PART VII    *Manufacturability and Detailed Routing***

<b>Chapter 35</b>	Modeling and Computational Lithography .....	695
	<i>Franklin M. Schellenberg</i>	
<b>Chapter 36</b>	CMP Fill Synthesis: A Survey of Recent Studies.....	737
	<i>Andrew B. Kahng and Kambiz Samadi</i>	
<b>Chapter 37</b>	Yield Analysis and Optimization .....	771
	<i>Puneet Gupta and Evanthia Papadopoulou</i>	
<b>Chapter 38</b>	Manufacturability-Aware Routing .....	791
	<i>Minsik Cho, Joydeep Mitra, and David Z. Pan</i>	

## **PART VIII    *Physical Synthesis***

<b>Chapter 39</b>	Placement-Driven Synthesis Design Closure Tool.....	813
	<i>Charles J. Alpert, Nathaniel Hieter, Arjen Mets, Ruchir Puri, Lakshmi Reddy, Haoxing Ren, and Louise Trevillyan</i>	
<b>Chapter 40</b>	X Architecture Place and Route: Physical Design for the X Interconnect Architecture .....	835
	<i>Steve Teig, Asmus Hetzel, Joseph Ganley, Jon Frankle, and Aki Fujimura</i>	

## **PART IX    *Designing Large Global Nets***

<b>Chapter 41</b>	Inductance Effects in Global Nets .....	865
	<i>Yehea I. Ismail</i>	

Contents	xi
<b>Chapter 42</b> Clock Network Design: Basics .....	881
<i>Chris Chu and Min Pan</i>	
<b>Chapter 43</b> Practical Issues in Clock Network Design .....	897
<i>Chris Chu and Min Pan</i>	
<b>Chapter 44</b> Power Grid Design .....	913
<i>Haihua Su and Sani Nassif</i>	
<b>PART X</b> <i>Physical Design for Specialized Technologies</i>	
<b>Chapter 45</b> Field-Programmable Gate Array Architectures .....	941
<i>Steven J.E. Wilton, Nathalie Chan King Choy, Scott Y.L. Chin, and Kara K.W. Poon</i>	
<b>Chapter 46</b> FPGA Technology Mapping, Placement, and Routing .....	957
<i>Kia Bazargan</i>	
<b>Chapter 47</b> Physical Design for Three-Dimensional Circuits .....	985
<i>Kia Bazargan and Sachin S. Sapatnekar</i>	
<b>Index</b> .....	1003