

HANDBOOK OF ALGORITHMS FOR PHYSICAL DESIGN AUTOMATION

EDITED BY
CHARLES J. ALPERT
DINESH P. MEHTA
SACHIN S. SAPATNEKAR



CRC Press
Taylor & Francis Group
Boca Raton London New York

CRC Press is an imprint of the
Taylor & Francis Group, an **informa** business
AN AUERBACH BOOK

Contents

Editors	xiii
Contributors.....	xv

PART I *Introduction*

Chapter 1 Introduction to Physical Design.....	3
<i>Charles J. Alpert, Dinesh P. Mehta, and Sachin S. Sapatnekar</i>	
Chapter 2 Layout Synthesis: A Retrospective	9
<i>Ralph H.J.M. Otten</i>	
Chapter 3 Metrics Used in Physical Design.....	29
<i>Frank Liu and Sachin S. Sapatnekar</i>	

PART II *Foundations*

Chapter 4 Basic Data Structures	55
<i>Dinesh P. Mehta and Hai Zhou</i>	
Chapter 5 Basic Algorithmic Techniques	73
<i>Vishal Khandelwal and Ankur Srivastava</i>	
Chapter 6 Optimization Techniques for Circuit Design Applications	89
<i>Zhi-Quan Luo</i>	
Chapter 7 Partitioning and Clustering	109
<i>Dorothy Kucar</i>	

PART III *Floorplanning*

Chapter 8 Floorplanning: Early Research	139
<i>Susmita Sur-Kolay</i>	

Chapter 9	Slicing Floorplans	161
	<i>Ting-Chi Wang and Martin D.F. Wong</i>	
Chapter 10	Floorplan Representations	185
	<i>Evangeline F.Y. Young</i>	
Chapter 11	Packing Floorplan Representations.....	203
	<i>Tung-Chieh Chen and Yao-Wen Chang</i>	
Chapter 12	Recent Advances in Floorplanning	239
	<i>Dinesh P. Mehta and Yan Feng</i>	
Chapter 13	Industrial Floorplanning and Prototyping	257
	<i>Louis K. Scheffer</i>	

PART IV Placement

Chapter 14	Placement: Introduction/Problem Formulation	277
	<i>Gi-Joon Nam and Paul G. Villarrubia</i>	
Chapter 15	Partitioning-Based Methods	289
	<i>Jarrod A. Roy and Igor L. Markov</i>	
Chapter 16	Placement Using Simulated Annealing	311
	<i>William Swartz</i>	
Chapter 17	Analytical Methods in Placement	327
	<i>Ulrich Brenner and Jens Vygen</i>	
Chapter 18	Force-Directed and Other Continuous Placement Methods	347
	<i>Andrew Jennings and Kristofer Vorwerk</i>	
Chapter 19	Enhancing Placement with Multilevel Techniques	377
	<i>Jason Cong and Joseph R. Shinnerl</i>	
Chapter 20	Legalization and Detailed Placement.....	399
	<i>Ameya R. Agnihotri and Patrick H. Madden</i>	

Chapter 21	Timing-Driven Placement	423
	<i>David Z. Pan, Bill Halpin, and Haoxing Ren</i>	
Chapter 22	Congestion-Driven Physical Design	447
	<i>Saurabh N. Adya and Xiaojian Yang</i>	

PART V Net Layout and Optimization

Chapter 23	Global Routing Formulation and Maze Routing	469
	<i>Muhammet Mustafa Ozdal and Martin D.F. Wong</i>	
Chapter 24	Minimum Steiner Tree Construction	487
	<i>Gabriel Robins and Alexander Zelikovsky</i>	
Chapter 25	Timing-Driven Interconnect Synthesis	509
	<i>Jiang Hu, Gabriel Robins, and Cliff C. N. Sze</i>	
Chapter 26	Buffer Insertion Basics	535
	<i>Jiang Hu, Zhuo Li, and Shiyan Hu</i>	
Chapter 27	Generalized Buffer Insertion	557
	<i>Miloš Hrkić and John Lillis</i>	
Chapter 28	Buffering in the Layout Environment	569
	<i>Jiang Hu and Cliff C. N. Sze</i>	
Chapter 29	Wire Sizing	585
	<i>Sanghamitra Roy and Charlie Chung-Ping Chen</i>	

PART VI Routing Multiple Signal Nets

Chapter 30	Estimation of Routing Congestion	599
	<i>Rupesh S. Shelar and Prashant Saxena</i>	
Chapter 31	Rip-Up and Reroute	615
	<i>Jeffrey S. Salowe</i>	

Chapter 32	Optimization Techniques in Routing	627
<i>Christoph Albrecht</i>		
Chapter 33	Global Interconnect Planning	645
<i>Cheng-Kok Koh, Evangeline F.Y. Young, and Yao-Wen Chang</i>		
Chapter 34	Coupling Noise	673
<i>Rajendran Panda, Vladimir Zolotov, and Murat Becer</i>		

PART VII *Manufacturability and Detailed Routing*

Chapter 35	Modeling and Computational Lithography	695
<i>Franklin M. Schellenberg</i>		
Chapter 36	CMP Fill Synthesis: A Survey of Recent Studies.....	737
<i>Andrew B. Kahng and Kambiz Samadi</i>		
Chapter 37	Yield Analysis and Optimization	771
<i>Puneet Gupta and Evanthisia Papadopoulou</i>		
Chapter 38	Manufacturability-Aware Routing	791
<i>Minsik Cho, Joydeep Mitra, and David Z. Pan</i>		

PART VIII *Physical Synthesis*

Chapter 39	Placement-Driven Synthesis Design Closure Tool.....	813
<i>Charles J. Alpert, Nathaniel Hieter, Arjen Mets, Ruchir Puri, Lakshmi Reddy, Haoxing Ren, and Louise Trevillyan</i>		
Chapter 40	X Architecture Place and Route: Physical Design for the X Interconnect Architecture	835
<i>Steve Teig, Asmus Hetzel, Joseph Ganley, Jon Frankle, and Aki Fujimura</i>		

PART IX *Designing Large Global Nets*

Chapter 41	Inductance Effects in Global Nets	865
<i>Yehea I. Ismail</i>		

Chapter 42	Clock Network Design: Basics	881
	<i>Chris Chu and Min Pan</i>	
Chapter 43	Practical Issues in Clock Network Design	897
	<i>Chris Chu and Min Pan</i>	
Chapter 44	Power Grid Design	913
	<i>Haihua Su and Sani Nassif</i>	

PART X *Physical Design for Specialized Technologies*

Chapter 45	Field-Programmable Gate Array Architectures	941
	<i>Steven J.E. Wilton, Nathalie Chan King Choy, Scott Y.L. Chin, and Kara K.W. Poon</i>	
Chapter 46	FPGA Technology Mapping, Placement, and Routing	957
	<i>Kia Bazargan</i>	
Chapter 47	Physical Design for Three-Dimensional Circuits	985
	<i>Kia Bazargan and Sachin S. Sapatnekar</i>	
Index	1003