## Purdue University Purdue e-Pubs

Birck and NCN Publications

Birck Nanotechnology Center

4-2012

# MoS2 Dual-Gate MOSFET With Atomic-Layer-Deposited Al2O3 as Top-Gate Dielectric

Han Liu Birck Nanotechnology Center, Purdue University, hanliu@purdue.edu

Peide Ye Birck Nanotechnology Center, Purdue University, yep@purdue.edu

Follow this and additional works at: http://docs.lib.purdue.edu/nanopub Part of the <u>Nanoscience and Nanotechnology Commons</u>

Liu, Han and Ye, Peide, "MoS2 Dual-Gate MOSFET With Atomic-Layer-Deposited Al2O3 as Top-Gate Dielectric" (2012). *Birck and NCN Publications*. Paper 1222. http://dx.doi.org/10.1109/LED.2012.2184520

This document has been made available through Purdue e-Pubs, a service of the Purdue University Libraries. Please contact epubs@purdue.edu for additional information.

# MoS<sub>2</sub> Dual-Gate MOSFET With Atomic-Layer-Deposited Al<sub>2</sub>O<sub>3</sub> as Top-Gate Dielectric

Han Liu and Peide D. Ye, Senior Member, IEEE

Abstract—We demonstrate atomic-layer-deposited (ALD) high-k dielectric integration on 2-D layer-structured molybdenum disulfide (MoS<sub>2</sub>) crystals and MoS<sub>2</sub> dual-gate n-channel MOSFETs with ALD Al<sub>2</sub>O<sub>3</sub> as the gate dielectric. Our C-Vstudy of MOSFET structures shows good interface between 2-D MoS<sub>2</sub> crystal and ALD Al<sub>2</sub>O<sub>3</sub>. Maximum drain currents using back gates and top gates are measured to be 7.07 and 6.42 mA/mm, respectively, at  $V_{ds} = 2$  V with a channel width of 3  $\mu$ m, a channel length of 9  $\mu$ m, and a top-gate length of 3  $\mu$ m. We achieve the highest field-effect mobility of electrons using back-gate control to be 517 cm<sup>2</sup>/V · s. The highest current on/off ratio is over 10<sup>8</sup>.

Index Terms—Atomic layer deposition, MOSFET, MoS<sub>2</sub>.

#### I. INTRODUCTION

**E** VER since the advent of graphene in 2004 [1], the electronic properties of 2-D layer-structured materials have been intensively investigated since their thickness can be pushed down to a few nanometers or even less, where a series of novel physical, chemical, and mechanical properties is observed. The layer-structured material family includes graphene, boron nitride (BN), MoS<sub>2</sub>, topological insulators such as Bi<sub>2</sub>Te<sub>3</sub> and Bi<sub>2</sub>Se<sub>3</sub>, and many others [1]-[5]. As Moore's law is approaching its physical limit, an alternative material is urgently needed as a substitute for future logic transistor applications [6], [7]. Although graphene has been widely believed as a promising candidate, its gapless nature limits its potential application as logic transistors [8], [9]. However, in great contrast to graphene, MoS<sub>2</sub> enjoys its uniqueness in the device applications due to its semiconductor-like bandgap [5]. Also, due to the nature of their layered structure, single-atomiclayer MoS<sub>2</sub> transistors with an ultrathin body channel have the advantage in nanometer-scale MOSFETs of being immune to the short-channel effects, compared to the state-of-the-art SOI counterparts which are greatly limited by short-channel effects. Research in MoS<sub>2</sub> electronics is still in its infancy. The first experimentally demonstrated single-layer MoS<sub>2</sub> transistor has already been shown to have a mobility of over 200 cm<sup>2</sup>/V  $\cdot$  s,

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2012.2184520

a subthreshold swing (SS) of 74 mV/dec, and an on/off ratio of ~10<sup>8</sup> [3]. NEGF simulations reveal that the theoretical limit for MoS<sub>2</sub> thin-film transistors is an on/off ratio of over 10<sup>10</sup>, a sub-10-mV/V drain-induced barrier lowering, and a near-perfect SS (SS = 60 mV/dec), owing to the absence of dangling bonds in their layered structure [10]. In this letter, we focus on the integration of atomic-layer-deposited (ALD) high-*k* oxides on this kind of layered structure with potentially chemical inert surface. We demonstrate a top-gated Al<sub>2</sub>O<sub>3</sub>/MoS<sub>2</sub> MOSFET with an electron mobility of 517 cm<sup>2</sup>/V · s and an on/off ratio of 10<sup>8</sup>.

#### II. EXPERIMENT

MoS<sub>2</sub> thin flakes were mechanically exfoliated by the classical scotch-tape technique and then transferred to a heavily doped Si substrate capped with 300-nm SiO<sub>2</sub>. Al<sub>2</sub>O<sub>3</sub> was deposited on MoS<sub>2</sub> flakes within an ASM F120 ALD reactor. Trimethylaluminum (TMA) and water were used as precursors at a temperature between 200 °C and 400 °C with 111 cycles, which yields  $\sim 10$ -nm Al<sub>2</sub>O<sub>3</sub> for an ideal ALD process. Pulse times are 0.8 and 1.2 s for TMA and water, respectively, while purge time is 6 s for both. A Dimension 3100 AFM system was used to examine the surface morphology before and after ALD deposition. MOSFET fabrication was then performed after identifying the appropriate ALD process window. A 16-nm ALD Al2O3 was deposited on MoS2 flakes under 200 °C growth temperature. After Al<sub>2</sub>O<sub>3</sub> growth, source and drain regions were defined using optical lithography with a spacing of 9  $\mu$ m. A 20-nm/50-nm Ni/Au film was deposited as the source/drain contacts, and a Ti/Au film was used for the gate. The gate length is  $\sim 3 \,\mu \text{m}$  with  $\sim 3 - \mu \text{m}$  spacings to source/drain. HP 4284A and Keithley 4200 were used for C-V and I-Vcharacterizations.

### **III. RESULTS AND DISCUSSION**

Fig. 1(a) and (b) shows the representative AFM images of  $MoS_2$  surface morphology after 111 cycles of  $Al_2O_3$  deposition under 200 °C and 400 °C, respectively. In the absence of intensive research of ALD growth on 2-D electronic materials, we can simply take the graphene as a reference. Earlier studies have shown that direct  $Al_2O_3$  growth by TMA and water is not possible on the graphene basal plane, while growth occurs only at the graphene edges. This is understood by the fact that dangling bonds only exist in graphene edges but not on the basal

Manuscript received December 13, 2011; revised January 3, 2012; accepted January 7, 2012. Date of publication March 2, 2012; date of current version March 23, 2012. The review of this letter was arranged by Editor A. Ortiz-Conde.

The authors are with the School of Electrical and Computer Engineering and the Birck Nanotechnology Center, Purdue University, West Lafayette, IN 47907 USA (e-mail: yep@purdue.edu).




Fig. 1. AFM images showing MoS $_2$  flakes with 111 cycles of Al $_2O_3$  grown at (a) 200  $^\circ C$  and (b) 400  $^\circ C.$ 

plane [11], [12]. However, for MoS<sub>2</sub>, it is obvious that the ALD growth is easier than that on graphene. From Fig. 1(a), we can see that, at 200 °C, the Al<sub>2</sub>O<sub>3</sub> thin film is visually uniform. In addition, the step height between the flake and SiO<sub>2</sub> substrate is around 8 nm, which is similar to that before ALD growth. At the elevated temperature of 400 °C, although we still observe continuous ALD growth at flake edges, as shown in Fig. 1(b), the step height has disappeared as Al<sub>2</sub>O<sub>3</sub> is growing only on SiO<sub>2</sub>, while only small areas of Al<sub>2</sub>O<sub>3</sub> are formed on the MoS<sub>2</sub> basal plane. This temperature sensitivity observed in Al<sub>2</sub>O<sub>3</sub> deposition indicates that the growth mechanism on MoS<sub>2</sub> mostly relies on physical absorption on the basal plane during the initial growth stage, whereas desorption is greatly enhanced at higher temperature. At the step edges of the layers, stronger chemical bonds between MoS<sub>2</sub> and ALD precursors are formed due to dangling bonds; thus, even at higher temperature, the ALD growth on step edges is still uniform and continuous. Al<sub>2</sub>O<sub>3</sub> films grown at 300 °C on MoS2 also show nonuniformity and poor electrical insulating properties. The ALD window for 2-D layered-structure materials is significantly reduced, compared to that of bulk materials, such as Si, Ge, and III-V. Therefore, the ALD process must be carefully optimized to simultaneously achieve geometrical uniformity and good electrical properties (high dielectric constant, large electrical strength, low gate leakage current, etc.).

The  $MoS_2$  MOSFET was fabricated on an  $\sim$ 15-nm-thick flake which contains about 23 MoS<sub>2</sub> monolayers, which has a bulklike bandgap of  $\sim 1.2$  eV. The final device structure is shown in Fig. 2(a). We did not reduce the flake thickness to a monolayer since the bandgap of ultrathin MoS<sub>2</sub> crystal increases and could become 1.8 eV for the monolayer [5]. C-Vmeasurement is carried out in order to evaluate the interface quality between ALD Al<sub>2</sub>O<sub>3</sub> and MoS<sub>2</sub> crystals, as shown in Fig. 2(b). The source and drain are grounded, while a voltage bias on the top gate is applied. The area of the capacitor is only  $\sim 12 \ \mu m^2$ , making the low-frequency C-V curve rather noisy (not shown). The high-frequency C-V curve (with hysteresis) at 1 MHz shows a clear transition from accumulation to depletion for a typical n-type MOS capacitor. A moderate hysteresis of  $\sim$ 80 mV is exhibited in the curves, showing that the ALD Al<sub>2</sub>O<sub>3</sub> film grown at 200 °C on MoS<sub>2</sub> and the interface are both of good quality.

Fig. 3(a) and (b) shows the transfer characteristics and transconductance of the device from both the top gate and the back gate. The charge neutrality level of  $MoS_2$  is located




Fig. 2. (a) Device structure of  $MoS_2$  dual-gate MOSFET and (b) 1-MHz high-frequency C-V characteristic of the MOSFET device measured at room temperature in darkness.




Fig. 3. Transfer characteristics of the  $MoS_2$  dual-gate MOSFET from (a) back-gate and (b) top-gate controls. The back- and top-gate leakage current densities from 300-nm SiO<sub>2</sub> and 16-nm Al<sub>2</sub>O<sub>3</sub> are also presented.

slightly under the conduction band, thus making it easy for an accumulation-type nMOSFET [13], [14]. The transfer characteristics of the top gate suffer from a very large negative threshold voltage  $(V_{\rm th})$  shift, as attributed to the existence of large amount of positive fixed charges in the bulk oxide, due to the comparatively lower deposition temperature [15]. The leakage current is also measured in the same device and is less than  $2 \times 10^{-4}$  A/cm<sup>2</sup> in the measurement range of -6 to +3 V. The highest drain current density achieved at  $V_{\rm ds} = 1$  V using back-gate modulation is 3.07 mA/mm, and an on/off ratio greater than 10<sup>8</sup> is also obtained. This superior on/off ratio compared to graphene exists because of the 1.2-eV bandgap. The greatest current density from the top gate is about two orders of magnitude smaller than that from the back gate. This big difference comes from the non-self-aligned top-gate device structure. From Fig. 2(a), we can see that the heavily doped Si substrate has a "global" control over the entire flake. With increasing back-gate voltage, the carriers in the MoS2 flake are accumulated, and thus, the contact resistance between the Ni/Au source/drain and the MoS<sub>2</sub> flake would be reduced, as the flake is being heavily "doped" by the electric field, while the top gate can only modulate part of the channel underneath the top gate. The peak extrinsic transconductance  $(g_m)$  from back-gate control is 0.165 mS/mm at  $V_{\rm ds} = 1$  V. We can extract the field-effect mobility to be 517  $\text{cm}^2/\text{V} \cdot \text{s}$ , which is a factor of 2.6 larger than the reported value in [3], mainly because of the smaller bandgap of our multilayer MoS<sub>2</sub> as the channel material, compared to the single-layer one used in [3]. Since the significant contact resistance is not subtracted, the intrinsic field mobility of the MoS<sub>2</sub> channel is even larger. The extrinsic  $g_m$  from top-gate modulation is 0.61 mS/mm, corresponding to a reduced surface mobility of 4.13  $\text{cm}^2/\text{V} \cdot \text{s}$ , which is much smaller than the back-gate surface mobility, due to the large




Fig. 4.  $I_d-V_d$  characteristics of MoS<sub>2</sub> dual-gate MOSFET with back-gate voltage stepped from 50 to 20 V. (b)  $I_d-V_d$  characteristics of MoS<sub>2</sub> dual-gate MOSFET with top-gate voltage stepped from -3 to -6 V while a back-gate voltage of 50 V is applied.

contact resistance and access resistance when the back gate is floating, which will be discussed hereinafter. The hysteresis of the top-gate transfer curves is much smaller than that of the back-gate curves, similar to the C-V curves. The SS for the top gate is ~140 mV/dec at  $V_{\rm ds} = 1$  V. The interface trap density is estimated to be  $2.4 \times 10^{12}/\rm{cm}^2 \cdot eV$  at the MoS<sub>2</sub> and ALD Al<sub>2</sub>O<sub>3</sub> interface and would be further reduced by optimizing the process. Considering that there is minimal process refinement, such as no surface passivation and the low ALD growth temperature, this may imply that the interface state issue between 2-D crystals and ALD high-k dielectrics is very forgiving.

Fig. 4(a) and (b) shows the drain current versus drain voltage under a variety of back- and top-gate biases. The gate biases range from 50 to 20 V with a -5-V step for the back gate and from -3 to -6 V with a -0.5-V step for the top gate. For the top-gate measurement, a back-gate voltage of 50 V is applied to reduce the contact resistance and access resistance. Consequently, the maximum current density for top-gate modulation has now been increased to 6.42 mA/mm, back to the same level of that from back-gate modulation. The maximum extrinsic  $g_m$ 's at  $V_{ds} = 2$  V are 0.318 and 2.83 mS/mm for back- and topgate modulations, respectively. By roughly extracting the contact resistance, the quasi-intrinsic field-effect mobility from the top-gate device is increased to 125  $\text{cm}^2/\text{V} \cdot \text{s}$ . The big difference between field-effect mobilities from top- and back-gated devices could be ascribed to the different interface conditions between the  $MoS_2/SiO_2$  interface and  $MoS_2/Al_2O_3$  interface. For the former, after the flake is transferred to the substrate and is in physical contact, the interface remains intact throughout the fabrication. However, the top interface is strongly correlated with the ALD process, similar to the challenges found in our previous work on the topological insulator  $Bi_2Te_3$  [16]. Compared to III-V or topological insulators, we may consider the interface on  $MoS_2$  to be much more forgiving due to its chemically stable layered atomic structure which is shown in Fig. 2(a). The physical absorption process during the initial ALD growth of high-k dielectrics still needs a comprehensive study in order to develop a deep understanding of the ALD growth mechanism on these novel 2-D electronic materials. The definition of the "interface states" at these 2-D atomic crystal/Al<sub>2</sub>O<sub>3</sub> interfaces needs to be revised since there are no traditional dangling bonds at these interfaces at all.

### **IV. CONCLUSION**

In summary, we have experimentally demonstrated  $MoS_2$ MOSFET with ALD  $Al_2O_3$  as the top-gate dielectric. AFM, C-V, and I-V studies show that ALD high-k dielectrics can be directly deposited on  $MoS_2$  at low growth temperatures and the  $MoS_2/Al_2O_3$  interface is of good quality. The high electron field mobility, good SS, and excellent drain current on/off ratio are demonstrated on the fabricated  $MoS_2$  nMOSFET.

#### ACKNOWLEDGMENT

The authors would like to thank M. Xu, L. Dong, H. B. Lu, H. H. Li, Y. Song, G. Q. Xu, A. Neal, and N. Conrad for the valuable discussions.

#### REFERENCES

- [1] K. S. Novoselov, D. Jiang, F. Schedin, T. J. Booth, V. V. Khotkevich, S. V. Morozov, and A. K. Geim, "Two-dimensional atomic crystals," *Proc. Natl. Acad. Sci. U. S. A.*, vol. 102, no. 30, pp. 10451–10453, Jul. 2005.
- [2] C. Jin, F. Lin, K. Suenaga1, and S. Iijima, "Fabrication of a freestanding boron nitride single layer and its defect assignments," *Phys. Rev. Lett.*, vol. 102, no. 19, p. 195 505, May 2009.
- [3] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, "Single-layer MoS<sub>2</sub> transistors," *Nat. Nanotechnol.*, vol. 6, no. 3, pp. 147–150, Mar. 2011.
- [4] H. Zhang, C. X. Liu, X. L. Qi, X. Dai, Z. Fang, and S. C. Zhang, "Topological insulators in Bi<sub>2</sub>Se<sub>3</sub>, Bi<sub>2</sub>Te<sub>3</sub>, and Sb<sub>2</sub>Te<sub>3</sub> with a single Dirac cone on the surface," *Nat. Phys.*, vol. 5, no. 6, pp. 438–442, Jun. 2009.
- [5] K. F. Mak, C. Lee, J. Hone, J. Shan, and T. F. Heinz, "Atomically thin MoS<sub>2</sub>: A new direct-gap semiconductor," *Phys. Rev. Lett.*, vol. 105, no. 13, p. 138 605, Sep. 2010.
- [6] J. A. Alamo, "Nanometre-scale electronics with III–V compound semiconductors," *Nature*, vol. 479, no. 7373, pp. 317–323, Nov. 2011.
- [7] Y. Xuan, Y. Q. Wu, and P. D. Ye, "High-performance inversion-type enhancement-mode InGaAs MOSFET with maximum drain current exceeding 1 A/mm," *IEEE Electron Device Lett.*, vol. 29, no. 4, pp. 294–296, Apr. 2008.
- [8] M. Y. Han, B. Oezyilmaz, Y. Zhang, and P. Kim, "Energy band gap engineering of graphene nanoribbons," *Phys. Rev. Lett.*, vol. 98, no. 20, p. 206 805, May 2007.
- [9] Z. Chen, Y. M. Lin, M. J. Rooks, and P. Avouris, "Graphene nano-ribbon electronics," *Phys. E*, vol. 40, no. 2, pp. 228–232, Dec. 2007.
- [10] Y. Yoon, K. Ganapathim, and S. Salahuddin, "How good can monolayer MoS<sub>2</sub> transistors be?" *Nano Lett.*, vol. 11, no. 9, pp. 3768–3773, Aug. 2011.
- [11] Y. Xuan, Y. Q. Wu, T. Shen, M. Qi, M. A. Capano, J. A. Cooper, and P. D. Ye, "Atomic-layer-deposited nanostructures for graphene-based nanoelectronics," *Appl. Phys. Lett.*, vol. 92, no. 1, pp. 013101-1–013101-3, Jan. 2008.
- [12] X. Wang, S. M. Tabakman, and H. Dai, "Atomic layer deposition of metal oxides on pristine and functionalized graphene," *J. Amer. Chem. Soc.*, vol. 130, no. 26, pp. 8152–8153, Jul. 2008.
- [13] P. D. Ye, Y. Xuan, Y. Q. Wu, and M. Xu, "Atomic-layer deposited high-k/III–V metal–oxide–semiconductor devices and correlated empirical model," in *Fundamentals of III–V Semiconductor MOSFETs*, S. Oktyabrisky and P. D. Ye, Eds. New York: Springer-Verlag, Feb. 2010.
- [14] B. L. Abrams and J. P. Wilcoxon, "Nanosize semiconductors for photooxidation," *Crit. Rev. Solid State Mater. Sci.*, vol. 30, no. 3, pp. 153–182, Jul. 2005.
- [15] J. Buckley, B. De Salvo, D. Deleruyelle, M. Gely, G. Nicotra, S. Lombardo, J. F. Damlencourt, Ph. Hollonger, F. Martin, and S. Deleonibus, "Reduction of fixed charges in atomic layer deposited Al<sub>2</sub>O<sub>3</sub> dielectrics," *Microelectron. Eng.*, vol. 80, pp. 210–213, Jun. 2005.
- [16] H. Liu and P. D. Ye, "Atomic-layer-deposited Al<sub>2</sub>O<sub>3</sub> on Bi<sub>2</sub>Te<sub>3</sub> for topological insulator field-effect-transistors," *Appl. Phys. Lett.*, vol. 99, no. 5, pp. 052108-1–052108-3, Aug. 2011.