Heterodyne Phase Locking: A Technique for High-Speed Frequency Division

Behzad Razavi, Fellow, IEEE

Abstract—A phase-locked loop incorporating a cascade of mixers can provide integer or fractional divide ratios at high frequencies. The circuit topology and its variants are presented, and their advantages over static, dynamic, and injection-locked dividers are described. The effect of nonidealities such as the spurious response and noise of the mixers is also analyzed. A divide-by-two prototype realized in 0.13- μ m CMOS technology operates from 64 GHz to 70 GHz while consuming 6 mW from a 1.2-V supply.

Index Terms—Frequency synthesizers, injection locking, *LC* oscillators, lock range, millimeter-wave dividers, Miller dividers flip flops.

I. INTRODUCTION

T HE interest in millimeter-wave communications for broadband wireless applications has motivated work on highfrequency CMOS circuits, e.g., oscillators, frequency dividers, and phase-locked loops (PLLs) [1]–[3]. The design of dividers, especially for use within a synthesizer loop, entails serious challenges that manifest themselves as the input frequency is pushed toward the f_T of the transistors.

This paper introduces the concept of "heterodyne phase locking" as a versatile technique for high-speed frequency division with integer or fractional moduli [4]. The concept is demonstrated in a divide-by-two prototype that achieves a lock range of 64-70 GHz in $0.13-\mu$ m CMOS technology.

Section II presents a brief analysis of conventional frequencydivision techniques and their limitations. Section III describes the heterodyne phase-locking principle, its variants, and its design issues. Section IV deals with the design of the prototype, and Section V summarizes the experimental results.

II. LIMITATIONS OF CONVENTIONAL DIVIDERS

Frequency dividers are typically realized in one of three forms: flip-flop-based ("static") topologies, Miller ("dynamic") regenerative loops, and injection-locked oscillators. Current-steering static dividers, even with inductive peaking, reach a maximum speed of about 25 GHz in 0.13- μ m CMOS technology. As the load resistance in the latches is reduced, the maximum toggle frequency increases further, but the circuit topology approaches that of an *LC* quadrature oscillator that is injection-locked to the input and, hence, provides a narrower lock range. Miller dividers operating at millimeter-wave (mm-wave) frequencies must also employ purely resonant loads

Manuscript received April 22, 2007; revised July 24, 2007.




Fig. 1. Phase noise degradation in an ILD.

while satisfying certain selectivity and phase-shift requirements [5]. As such, they too exhibit a narrow lock range.

While achieving high frequencies, injection-locked dividers (ILDs) suffer from several drawbacks. First, both their lock range and output phase noise are inversely proportional to the tank Q, thus incurring a direct tradeoff. The relative lock range is roughly given by

$$\frac{\omega_L}{\omega_{\rm inj}} = \frac{2}{\pi} \frac{I_{\rm inj}}{I_{\rm osc}} \cdot \frac{1}{Q} \tag{1}$$

where $I_{\rm inj}$ and $I_{\rm osc}$ denote the peak values of the input current and the oscillation current [6]. The relative phase noise is given by Leeson's equation and is proportional to $[\omega_0/(2Q\Delta\omega)]^2$, where $\omega_0 = \omega_{\rm inj}/2$ and $\Delta\omega$ denotes the frequency offset. The tradeoff between the two manifests itself as higher operation frequencies are sought: (1) requires that Q remains constant whereas Leeson's equation recommends that Q be scaled with ω_0 .

If injection-locked to an input, an oscillator exhibits lower phase noise at frequency offsets up to the edge of the lock range [Fig. 1(a)]. However, this suppression becomes less pronounced if the oscillator must lock near $\omega_0 \pm \omega_L$ [Fig. 1(b)] [6]. For an ILD, this occurs if the natural oscillation frequency ω_0 deviates from $\omega_{inj}/2$ due to mismatches between the oscillator generating ω_{inj} and the ILD itself. In fact, even systematic mismatches appear to be inevitable here. Shown in Fig. 2(a) is an example, where the oscillation frequency is scaled by a nominal factor of two by placing two inductors in parallel and halving transistor widths. Unfortunately, the parallel inductors exhibit *twice* (rather than one-half of) the parasitic capacitance, and their mutual coupling alters their net value.

It is possible to simultaneously tune the main oscillator and the ILD [7], but this technique does not overcome the effect of frequency mismatches. As illustrated by the tuning characteristics of Fig. 2(b), the frequency mismatch between $f_{\rm VCO}/2$ and $f_{\rm ILD}$ persists across the entire range if the two characteristics

The author is with the Electrical Engineering Department, University of California, Los Angeles, CA 90095-1594 USA (e-mail: razavi@ee.ucla.edu).

Digital Object Identifier 10.1109/JSSC.2007.908742




Fig. 2. (a) Layout of a VCO and an ILD with scaled inductors. (b) Problem of frequency mismatch in simultaneous tuning of a VCO and an ILD.




Fig. 3. False lock due to failure of the LD.

exhibit equal slopes. Otherwise, $f_{\rm VCO}/2$ and $f_{\rm ILD}$ intersect at one value of $V_{\rm cont}$ and diverge for other values.

Another critical drawback of ILDs is that they can cause false lock in a PLL environment. Suppose, as shown in Fig. 3, an ILD senses a frequency ω_{out} that is somewhat outside its lock range, thereby producing an asymmetric (pulled) spectrum. The key point here is that the largest component in this spectrum occurs not at $\omega_{out}/2$, but at $\omega_{out}/2 + \omega_b$, where ω_b denotes the beat frequency due to injection pulling. After experiencing limiting and frequency division in the $\div M$ circuit, the spectrum emerges at Y with a main component at $(\omega_{out}/2 + \omega_b)/M$ and small sidebands at an offset of $\pm \omega_b$. If the sidebands fall outside the loop bandwidth, the PLL locks such that

$$\omega_{\text{REF}} = \frac{1}{M} \left(\frac{\omega_{\text{out}}}{2} + \omega_b \right) \tag{2}$$

and hence $\omega_{\text{out}} = 2(M\omega_{\text{REF}} - \omega_b)$.

The above false lock phenomenon occurs if the ILD provides an inadequate lock range or if it employs discrete tuning [2]. In the latter case, while the PLL searches for the proper tuning of the ILD, false lock may take place—a condition that is difficult to discern from correct lock. In other words, discrete tuning of ILDs may not be practical.

Another divider topology employs a VCO operating at $\omega_{in}/2$ and providing an output at ω_{in} (e.g., at the common-source node of a cross-coupled pair) such that the VCO can be phase-locked to the input [8]. However, this approach suffers from a relatively narrow lock range because both the frequency-doubling mechanism and the input phase detector exhibit a high loss.




Fig. 4. Heterodyne PLL.

III. HETERODYNE PHASE LOCKING

A. Basic Principle

Consider the PLL depicted in Fig. 4, where the phase detector (PD) (e.g., a single mixer) is replaced with a cascade of N mixers that are driven by the VCO. It is assumed that each mixer is followed by "mild" filtering so as to suppress the sum-frequency component produced by that mixer. As will be explained in Section IV, the low-pass filter (LPF) need not provide much suppression. In a manner similar to a heterodyne receiver, the cascade of mixers downconverts the input N times, thereby generating a dc component at node X if $f_{in} = N f_{out}$. Thus, the loop locks such that $f_{out} = f_{in}/N$. We call the mixer ports driven by the VCO the local-oscillator (LO) port and those sensing f_{in} or its downconverted versions the RF port.

Heterodyne phase locking offers a number of advantages over conventional frequency-division techniques. First, divide ratios greater than two—whether odd or even or a power of two or not—are almost as easily afforded as a divide ratio of two. As N increases, the VCO must drive a larger number of mixers while operating at a proportionally lower frequency, thus suffering little tradeoff between its phase noise and tuning range. Nonetheless, as N increases, the frequency sensed by the *second* mixer in the cascade exceeds $f_{in}/2$ and approaches f_{in} for large N, raising the conversion loss of this mixer to some extent.

The ability to readily provide various divide ratios without significant speed degradation proves to be a critical advantage of heterodyne phase locking. By contrast, if realized with flip-flops, divide-by-three circuits are typically twice as slow as their divide-by-two counterparts. Moreover, Miller and injection-locked dividers cannot easily provide arbitrary divide ratios.

The second advantage of heterodyne phase locking is its much more relaxed tradeoff between the lock range and phase noise than that of ILDs. The lock range of PLLs can reach the entire tuning range of the VCO, which is typically about five times as wide as the injection lock range of an ILD operating at the same frequency. The key point here is that, unlike in ILDs, maximizing the tank Q in the PLL does not impact its lock range.

The third advantage of heterodyne phase locking relates to its ability to provide fractional divide ratios. For example, insertion of a $\div M$ circuit in the feedback path of Fig. 4 yields a divide ratio of M/N. Fig. 5 depicts a more general case, where the LO port of mixer number j is preceded by a $\div K_j$ circuit, thereby leading to

$$f_{\text{out}} = \frac{M}{\frac{1}{K_1} + \dots + \frac{1}{K_N}} f_{\text{in}}.$$
(3)




Fig. 5. General heterodyne PLL.

It is also possible to insert dividers in the RF port of mixers MX_2 - MX_N to create more complex expressions. Furthermore, a quadrature VCO can be employed so as to produce quadrature outputs. Also, external continuous or discrete tuning can be utilized to widen the range.¹

The heterodyne PLL of Fig. 4 merits several observations. First, unlike typical PLLs, this topology operates the phase detector at very high frequencies. Thus, to provide a constant and well-defined gain, the PD transistors must experience relatively complete switching and, hence, the VCO must produce large swings. Second, if placed in a synthesizer loop, the frequency divider must negligibly impact the overall settling behavior. For this reason, and to maximize the suppression of the oscillator phase noise, the loop bandwidth of the divider must be maximized. Third, the high operation frequencies, even at the input of MX_N , prohibit the use of standard phase/frequency detectors and charge pumps. Consequently, the circuit behaves as a type I PLL.² Note that the sum frequency produced by MX_N is equal to $2f_{\rm in}/N$ under locked conditions and needs not be suppressed much because it modulates the VCO at twice its operation frequency. Thus, the LPF bandwidth $\omega_{\rm LPF}$ can be chosen to be large to allow a wide lock range and a reasonable damping factor ($\propto \sqrt{\omega_{\rm LPF}}$ in type I PLLs).

While targetting mm-wave frequencies, the heterodyne PLL principle can be applied to lower frequencies as well, e.g., to create noninteger divide ratios. Also, if the last mixer in the chain senses sufficiently low frequencies, it can be replaced with a phase/frequency detector and charge pump so as to widen the lock range. In the 90-nm and 65-nm generations, it is expected that static divide-by-two circuits achieve speeds up to a few tens of gigahertz, Miller dividers (with reasonable lock range) up to 50 GHz, and heterodyne PLLs up to 100 GHz.

B. Spurious Response of Mixers

The above description of heterodyne PLLs has assumed that only the difference frequency produced by one mixer is applied to the next. In practice, however, simple first- or second-order inter-mixer filtering may suppress the sum frequency only to some extent. Moreover, the harmonics generated in the RF and LO ports of each mixer give rise to various spurious components.

Consider the $\div 2$ realization shown in Fig. 6. Frequency components that produce a finite dc quantity at X can potentially cause false lock. With the aid of Fig. 7, we observe the following.

¹However, external tuning issues related to ILDs apply here as well.




Fig. 6. Divide-by-two heterodyne PLL.




Fig. 7. Summary of mixer spurs and possible false lock frequencies.

- 1) The sum frequency generated by MX_1 and mixed with f_{out} by MX_2 appears as $f_{in} + f_{out} \pm f_{out}$ at X and is removed by the LPF.
- 2) The third harmonic of f_{out} yields $f_{\text{in}} f_{\text{out}} 3f_{\text{out}}$ and $f_{\text{in}} 3f_{\text{out}} 3f_{\text{out}}$ at X, making $f_{\text{out}} = f_{\text{in}}/4$ or $f_{\text{out}} = f_{\text{in}}/6$ possible solutions.
- 3) The third harmonic of $f_{\rm in}$ produces $3f_{\rm in} f_{\rm out} 3f_{\rm out}$ at X, making $f_{\rm out} = 3f_{\rm in}/4$ a possible solution.
- 4) The third harmonic of $f_{\rm in} f_{\rm out}$ (produced by the input port of MX_2) is mixed with $f_{\rm out}$, making $f_{\rm out} = 3f_{\rm in}/4$ a possible solution.
- 5) Due to random asymmetries, the second harmonic of f_{out} may also be mixed with the input, generating $f_{\text{in}} 2f_{\text{out}} 2f_{\text{out}}$ at X and yielding $f_{\text{out}} = f_{\text{in}}/4$ as a possible solution.
- 6) Similarly, $2f_{\rm in} 3f_{\rm out} 3f_{\rm out}$ and $2(f_{\rm in} f_{\rm out}) f_{\rm out}$ may emerge at X, raising $f_{\rm in}/3$ and $2f_{\rm in}/3$ as possible solutions.

Fig. 7 depicts the possible solutions along a frequency axis. Arising from second or third harmonics, these mixing products experience a smaller loop gain than the main component does and are therefore unlikely to cause false lock. Nonetheless, since all of the possible solutions fall outside the range $[f_{in}/3 2f_{in}/3]$, one can simply choose the VCO tuning range to avoid such solutions. *LC* oscillators readily satisfy this condition as their tuning range is typically much narrower than one octave.

In addition to the above components, higher order mixing products appear but with negligible impact on the operation. For example, a component at $2f_{\rm in} - 2f_{\rm out} - 3f_{\rm out}$ raises the possibility of $f_{\rm out} = 2f_{\rm in}/5$, but its amplitude is given by the *product* of three small components.

As the number of mixers in the cascade increases, the input frequency range that avoids potentially troublesome components becomes narrower. The practical limits arising from spurious mechanisms may manifest themselves for divide ratios greater than four.

²Unless the LPF is implemented as an integrator, in which case the flicker noise of the integrator may prove problematic.

C. Noise of Mixers

The cascade of mixers serving as the phase detector in Fig. 4 introduces noise in the downconversion operation, modulating the VCO and generating phase noise at the output. Fortunately, the mixers do not need to be linear even with respect to their RF port and, hence, can be optimized for noise and conversion gain. To analyze the effect of the noise of the mixers, suppose the entire cascade is characterized by an input-referred noise voltage $\overline{V_{n,\text{mix}}^2}$ (per unit bandwidth) and a voltage conversion gain K_{mix} . We represent the mixer noise in 1 Hz around a frequency of ω_n by $\sqrt{2}V_{n,\text{mix}}\cos\omega_n t$, assume the input is $V_{\text{in}}\cos\omega_{\text{in}}t$, and express the output as $V_{\text{VCO}}\sin[\omega_{\text{out}}t + \phi_n(t)]$. The objective is to calculate $\phi_n(t)$.

Mixing with the output N times is equivalent to multiplication by $V_{\text{VCO}} \sin[N\omega_{\text{out}}t + N\phi_n(t)]$. Thus, the output at node X in Fig. 4 is of the form $(\sqrt{2}V_{n,\text{mix}}\cos\omega_n t + V_{\text{in}}\cos\omega_{\text{in}}t)V_{\text{VCO}}\sin[N\omega_{\text{out}}t + N\phi_n(t)]$. Incorporating the conversion gain and expanding this expression, we obtain the signal at node Y as

$$V_Y(t) = K_{\text{mix}} V_{\text{in}} \sin[N\phi_n(t)] + K_{\text{mix}} \sqrt{2} V_{n,\text{mix}} \sin(\omega_{\text{in}} - \omega_n) t$$
(4)

where $N\phi_n(t)$ is assumed to be much less than 1 rad and $\omega_{in} - \omega_n$ within the bandwidth of the low-pass filter. The VCO is modulated by this waveform, generating an excess output phase given by

$$\phi_n(t) = K_{\text{VCO}} \int K_{\text{mix}} V_{\text{in}} \sin[N\phi_n(t)] dt + K_{\text{VCO}}$$
$$\times \int K_{\text{mix}} \sqrt{2} V_{n,\text{mix}} \sin(\omega_{\text{in}} - \omega_n) t \, dt.$$
(5)

Approximating $\sin[N\phi_n(t)]$ with $N\phi_n(t)$, differentiating both sides with respect to t, and regrouping the terms yields

$$\frac{d\phi_n}{dt} - K_{\rm VCO} K_{\rm mix} V_{\rm in} N \phi_n$$
$$= K_{\rm VCO} K_{\rm mix} \sqrt{2} V_{n,\rm mix} \sin(\omega_{\rm in} - \omega_n) t. \quad (6)$$

In other words, $\phi_n(t)$ is a sinusoid having a frequency of $\omega_{in} - \omega_n$ and an rms value of

$$\phi_{n,\mathrm{rms}} = \frac{K_{\mathrm{VCO}} K_{\mathrm{mix}} V_{n,\mathrm{mix}}}{\sqrt{(\omega_{\mathrm{in}} - \omega_n)^2 + (K_{\mathrm{VCO}} K_{\mathrm{mix}} V_{\mathrm{in}} N)^2}}.$$
 (7)

The maximum occurs if the first term in the denominator is negligible with respect to the second, hence

$$\phi_{n,\mathrm{rms,max}} = \frac{V_{n,\mathrm{mix}}}{NV_{\mathrm{in}}}.$$
(8)

For example, if the cascade of mixers exhibits a noise figure of 20 dB, then $V_{n,\text{mix}} = 9.1 \text{ nV}/\sqrt{\text{Hz}}$, and the output phase noise reaches -153 dBc/Hz for $V_{\text{in}} = 0.2 \text{ V}$ and N = 2.

IV. DIVIDE-BY-TWO PROTOTYPE

A heterodyne PLL for divide-by-two operation (Fig. 6) has been designed and fabricated. Fig. 8 shows the realization of the first mixer, where a passive structure is followed by an amplifier. With nearly rail-to-rail swings produced by the VCO,




Fig. 8. Realization of the first mixer.




Fig. 9. Implementation of the second mixer, baseband amplifier, and VCO.

simulations indicate that, for a given input capacitance, such a topology provides a greater conversion gain than an active mixer does. Transistors M_1 - M_4 downconvert $f_{\rm in}$ to $f_{\rm in}/2$ and apply the resulting signal to the stage consisting of M_5 - M_6 and L_1 - L_2 . Realized as a single symmetric spiral, L_1 and L_2 resonate with their surrounding capacitance at $f_{\rm in}/2$ and attenuate the component at $3f_{\rm in}/2$.

The circuit of Fig. 8 employs a double-balanced mixer as it would receive differential inputs when placed in an on-chip synthesizer. For test purposes, however, one input is tied to ground through a 25- Ω resistor. With their small dimensions $(W/L = 2.5 \ \mu m/0.13 \ \mu m)$, M_1 - M_4 present a small capacitance at the RF input or to the VCO. When loaded by the second mixer, the circuit exhibits a voltage conversion of 0 dB while drawing a supply current of 1.5 mA.

Fig. 9 depicts the second mixer, the baseband amplifier, and the VCO. With the output common-mode (CM) level of the first mixer near $V_{\rm DD}$, the second mixer can incorporate either capacitive coupling and NMOS devices or direct coupling and PMOS transistors. The former suffers from the parasitics of the coupling capacitors and the latter from the lower mobility of PMOS devices, both yielding comparable gains. The latter is chosen here because it provides a high CM level for the level-shift source followers $M_{11}-M_{12}$.




Fig. 10. Lock transient of divide-by-two circuit.




Fig. 11. Transient behavior of a synthesizer employing a heterodyne PLL divider.

Two measures are taken to maximize the VCO tuning range. First, the baseband amplifier comprising M_{13} – M_{16} provides a relatively wide output voltage range. Second, the VCO CM level is around $V_{\rm DD}/2$ so that MOS varactors M_{v1} and M_{v2} can sustain both negative and positive voltages, yielding the maximum capacitance range. The cascade of the second mixer and the baseband amplifier exhibits a voltage conversion gain of 10 dB while drawing a supply current of 1.2 mA. The VCO drains 2.3 mA.

Fig. 10 shows the simulated lock transient of the divider in the worst case, namely, with the control voltage at which the gain of the VCO is maximum (\approx 7.2 GHz/V). The loop takes approximately 60 ns to settle—which is much faster than typical synthesizers.

The dynamic behavior of the divider has also been studied in a synthesizer environment. A 66-GHz charge-pump PLL has been simulated whose feedback divider incorporates the above circuit




Fig. 12. Output phase noise of the divider.




Fig. 13. Divider die photograph.

followed by a \div 32 chain. Fig. 11 plots the control voltages of the synthesizer and the divider as a function of time. We observe that, for t < 30 ns, the divider is not locked, prohibiting the synthesizer from correct lock transient. After the divider locks, the synthesizer proceeds with its natural settling and the divider tracks the frequency variation.

Fig. 12 plots the simulated output phase noise of the divide-by-two heterodyne PLL with a noiseless sinusoid applied to the input. It is observed that the phase noise is far below that of synthesizers in which this divider may be embedded. Interestingly, simulations suggest that the phase noise at 1-MHz offset arises primarily from the flicker noise of the baseband circuitry $M_{11}-M_{16}$ and I_1-I_2 in Fig. 9. The -10-dB/dec slope from 10-kHz to 100-kHz offset arises because the flicker-noise-dominated phase noise is shaped by the first-order high-pass transfer of the PLL.

V. EXPERIMENTAL RESULTS

The divide-by-two prototype has been fabricated in 0.13- μ m CMOS technology. Fig. 13 shows the photograph of the die, whose active area measures approximately 200 μ m × 100 μ m. The circuit has been tested on a high-speed probe station with a supply voltage of 1.2 V. The V-band generator serving as the input produces a level of -2 dBm but the input probe and pad attenuate the signal by approximately 1.5 dB.




Fig. 14. Measured output spectrum.




Fig. 15. Measured generator and output phase noise.

TABLE I COMPARISON OF PERFORMANCE

	Divider in [2]	This Work
Lock Range *	1.3%	9.4%
Maximum Required Input Level	0 dBm	−3.5 dBm
Power Dissipation Supply Voltage Technology	2.75 mW 0.5 V 90−nm CMOS	6 mW 1.2 V 0.13-um CMOS

*Excluding external tuning.

Fig. 14 shows the measured output spectrum when the circuit is locked to a 70-GHz input. The output spectrum has been examined with different spans, and no spurious components have been observed.

Fig. 15 plots the output phase noise of the divider and the V-band generator across the lock range. With the high noise of the generator (which multiplies a 14-GHz source by a factor of 5), the divider contributes negligible noise, simply tracking the input with a 6-dB reduction. The larger difference around 68 GHz is attributed to measurement uncertainties and/or additional amplitude noise at the output of the generator that is suppressed by the divider.

Table I compares the performance of this design with that of the injection-locked divider described in [2].

VI. CONCLUSION

This paper proposes the concept of heterodyne phase locking as a means of frequency division. The ability to provide integer or fractional divide ratios while maintaining a high speed makes this topology attractive for mm-wave applications. A divide-by-two prototype demonstrates the potential of this technique by operating at 70 GHz in 0.13- μ m CMOS technology while consuming 6 mW.

REFERENCES

- D. Huang *et al.*, "A 60 GHz CMOS VCO using on-chip resonator with embedded artificial dielectric for size, loss, and noise reduction," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2006, pp. 314–315.
- [2] K. Yamamoto and M. Fujishima, "70-GHz CMOS harmonic injection-locked divider," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2006, pp. 600–601.
- [3] J. Lee, "A 75-GHz PLL in 90-nm CMOS," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2007, pp. 432–433.
- [4] B. Razavi, "Heterodyne phase locking: A technique for high-frequency division," in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2007, pp. 428–429.
- [5] J. Lee and B. Razavi, "A 40-GHz frequency divider in 0.18-µm CMOS technology," *IEEE J. Solid-State Circuits*, vol. 39, no. 4, pp. 594–601, Apr. 2004.
- [6] B. Razavi, "A study of injection locking and pulling in oscillators," *IEEE J. Solid-State Circuits*, vol. 39, no. 9, pp. 1415–1424, Sep. 2004.
- [7] H. Rategh, H. Samavati, and T. Lee, "CMOS frequency synthesizer with an injection-locked frequency divider for a 5 GHz wireless LAN receiver," *IEEE J. Solid-State Circuits*, vol. 35, no. 5, pp. 780–787, May 2000.
- [8] B. Razavi, "CMOS transceivers for the 60-GHz band," in *RFIC Symp. Dig. Papers*, Jun. 2006, pp. 231–234.



Behzad Razavi (M'88–SM'01–F'02) received the B.S.E.E. degree from Sharif University of Technology, Tehran, Iran, in 1985, and the M.S.E.E. and Ph.D.E.E. degrees from Stanford University, Stanford, CA, in 1988 and 1992, respectively.

He was with AT&T Bell Laboratories and Hewlett-Packard Laboratories until 1996. Since 1996, he has been an Associate Professor and, subsequently, a Professor of electrical engineering with the University of California, Los Angeles. His current research includes wireless transceivers, frequency synthesizers,

phase-locking and clock recovery for high-speed data communications, and data converters. He was an Adjunct Professor with Princeton University, Princeton, NJ, from 1992 to 1994, and at Stanford University in 1995. He served on the Technical Program Committees of the International Solid-State Circuits Conference (ISSCC) from 1993 to 2002 and the VLSI Circuits Symposium from 1998 to 2002. He has also served as Guest Editor and Associate Editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS, the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, and the International Journal of High Speed Electronics. He is the author of Principles of Data Conversion System Design (IEEE Press, 1995), RF Microelectronics (Prentice-Hall, 1998) (translated to Chinese and Japanese), Design of Analog CMOS Integrated Circuits (McGraw-Hill, 2001) (translated to Chinese and Japanese), Design of Integrated Circuits for Optical Communications (McGraw-Hill, 2003), and Fundamentals of Microelectronics (Wiley, 2006) and the editor of Monolithic Phase-Locked Loops and Clock Recovery Circuits (IEEE Press, 1996) and Phase-Locking in High-Performance Systems (IEEE Press, 2003).

Prof. Razavi was the recipient of the Beatrice Winner Award for Editorial Excellence at the 1994 ISSCC, the Best Paper Award at the 1994 European Solid-State Circuits Conference, the Best Panel Award at the 1995 and 1997 ISSCC, the TRW Innovative Teaching Award in 1997, and the Best Paper Award at the IEEE Custom Integrated Circuits Conference in 1998. He was the corecipient of both the Jack Kilby Outstanding Student Paper Award and the Beatrice Winner Award for Editorial Excellence at the 2001 ISSCC. He received the Lockheed Martin Excellence in Teaching Award in 2006 and the UCLA Faculty Senate Teaching Award in 2007. He was also recognized as one of the top-ten authors in the 50-year history of ISSCC. He is an IEEE Distinguished Lecturer.