

## Heterogeneously Integrated III-V on Silicon for Future Nanoelectronics

**Mantu K. Hudait**

Bradley Department of Electrical and Computer Engineering, Virginia Tech  
Blacksburg, VA 24061, USA


Shrinking feature sizes of CMOS transistor has enabled increase in transistor densities and this rising number of transistors increases the power consumption in ICs. Thus, the computing power is primarily constrained by power consumption and high-speed operation. Beyond sub 22 nm technology node, high mobility III-V materials and new device architectures have the potential to provide higher switching speeds and to operate at lower voltage <0.5V than Si FETs. Heterogeneous integration of such high mobility materials with quantum well field effect transistor architecture configuration have recently emerged a promising transistor option for ultra-high speed and low voltage operation. This paper reviews the recent development of the heterogeneous integration of high indium InGaAs quantum well FETs on Si and provide a technological solution for making nanoscale transistors, various integration scheme and solve the physics issues of the origin of defects and dislocations to InGaAs quantum well transistors. As a result, InGaAs quantum well FETs are poised to achieve higher drive current, low-off-state leakage, higher  $I_{ON}/I_{OFF}$  ratio, higher  $f_T$ , controlled short channel effect and thus have a potential for future high-speed and ultra-low-power electronics.

### Introduction

With the scaling of Si CMOS technology, each transistor has become smaller, faster, cheaper (reducing the cost per function), leading to unprecedented increase in microprocessor performance, while the rising number of transistors increases the power consumption in ICs (1-3). The computing power and density of ICs is primarily constrained by power consumption and high-speed operation. Low-power consumption would imply lower heat dissipation, prolonged battery life and reduced cooling requirements, which all add up to significant reductions in cost and energy savings. Going forward, transistor scaling will require the introduction of new high mobility channel materials, including III-V and Ge, novel device architectures and their heterogeneous integration on highly dense Si CMOS could be a key enabler for lowering power consumption and enhance performance of microprocessor. Also, heterogeneous integration of such high mobility III-V materials with Si CMOS is one of the most promising ways to harvest the potential of III-Vs for optical chip-to-chip communication on Si platform and prohibit the need for developing large area and expensive III-V wafers. Moreover, multi-core processor architecture and interconnect bottlenecks for both inter-chip and intra-chip communication are projected to be major impediments to energy-efficient performance. An enticing alternative is the integration of low bandgap III-V materials based electronic and photonic devices with well-established Si CMOS technology. In fact, integration of high-efficiency III-V photovoltaics (PVs) on low-cost, large area readily available Si wafers, compared to Ge or GaAs wafers, would enable much higher yield per die and thus cost/watt of high efficiency PV cells.

InGaAs and InSb-based quantum well (QW) transistors have shown channel electron mobilities of over  $10\text{k cm}^2\text{V}^{-1}\text{s}^{-1}$  at carrier charge densities of  $\sim 2 \times 10^{12}\text{ cm}^{-2}$  at 300K (4-10). Quantum well field effect transistors (QWFETs) fabricated from these materials exhibit 2x higher speed but with 5-10x lower power dissipation than the state-of-the-art Si n-MOSFETs (4-9, 11-23) and demonstrated significant improvements in intrinsic gate delay. This significant improvement implies that low bandgap III-V semiconductors have enormous potential for electronic, photonic and energy conversion devices.

Several approaches namely bonding (24), III-V on semiconductor on lattice engineered substrate (25, 26), aspect ratio trapping (27), PDMS epitaxial transfer (28, 29), and flip-chip (30-32), etc are currently being considered for the integration of III-V materials and devices on Si. However, heterogeneous integration of III-V materials on Si (5-7, 9, 11, 12, 33, 34) is believed to be the most promising option for integrating *high-density* III-V devices on large area Si through careful investigation of materials science options. However, the large lattice mismatch and thermal expansion differences between III-V semiconductors and Si presents the biggest challenge to overcome heterogeneous integration of III-V materials and devices on Si. Lattice strain relaxation leads to defects and dislocations that propagate through the epitaxial layers at densities approaching  $10^9\text{ cm}^{-2}$ . Considerable progress has been made in reducing the dislocation density to as low as  $1.2 \times 10^6\text{ cm}^{-2}$  using graded buffer layers and strained-layer superlattices (35-41), thermal cycle annealing (42-49), and growth on nano-patterned surfaces (50). Fig. 1 shows the bandgap versus lattice constant of III-V compound semiconductors and their lattice mismatch with respect to Si. Clearly, the low bandgap, high-mobility channel materials have larger lattice mismatch with respect to Si and needs buffer architecture to mitigate the defect generation associated with the strain relaxation.



**Fig. 1.** Bandgap versus lattice constant of III-V semiconductors and its lattice mismatch to Si substrate.

Several efforts have been devoted to determine the QW mobility at 300K of the low bandgap (i.e., InAs or InSb) materials on Si or only the device performance on Si using  $>6\mu\text{m}$  buffer thicknesses (51, 52). There is no clear path how to reduce the buffer layer thickness below  $6\mu\text{m}$  for integration of InSb on Si and the reported QW mobility of  $>27,000$  at  $3 \times 10^{12}\text{ cm}^2/\text{Vs}$  without any modulation doping in the device structure (51). The most important figure of merits of the heterogeneous integration of low bandgap III-V quantum well devices on Si are (i) QW mobility and (ii) sheet carrier density ( $N_s$ ), at 75K.

Often, these figure-of-merits are not considered in designing a metamorphic buffer for realizing low bandgap, high mobility III-V devices on Si. In addition, there are several other issues that need to be addressed, namely, (i) defects density of the III-V active layer grown on Si is  $>10^7 \text{ cm}^{-2}$ , (ii) thermal budget for the Si CMOS processing should be below  $550^\circ\text{C}$ , (iii) total buffer layer thickness should be  $<0.5\mu\text{m}$ , (iv) common buffer platform for both electronic and photonic devices on Si, (v) “insulating” nature of buffer layer for eliminating substrate conduction, and (vi) the polar/non-polar interface between III-V/Si. To overcome these challenges, novel material innovations and radical changes in buffer architecture design are essential.


Heteroepitaxial growth of III-V on Si involves complex material issues, such as (i) polar-on-nonpolar mismatch, (ii) lattice mismatch, (iii) chemical mismatch and (iv) thermal mismatch. These problems typically result in poor crystalline quality due to formation of various defect types such as anti-phase domains (APDs), misfit and threading dislocations, twinning and stacking faults. As a result, the electrical quality of such grown film is not-device worthy. The InGaAs QWFETs on Si system is investigated in this study as an example for addressing heterogeneous integration of low band gap III-V device structures on Si growth issues, and as a potential NMOS channel material for low-power logic application on Si (5-7, 11, 12). In order to achieve the APD-free III-V buffers growth on nonpolar Si substrate and the high-quality InGaAs metamorphic QWFET device structure on such buffer, careful design of various aspects of growth, buffer architecture and strain-relaxation were considered. *This paper reviews* a comprehensive outline of III-V on Si materials integration strategies (5-7, 9, 11, 12) using buffer and strain engineering for obtaining higher QW mobility and present a device level results to evaluate the materials integration success. High-quality and low dislocation density of modulation doped  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  metamorphic QWFET structures were grown on Si using solid source molecular beam epitaxy (MBE).

## Growth of InGaAs quantum well structure on Si

### Materials synthesis

The InGaAs QW device structures were grown on Si (100) substrates that are off-cut by  $4^\circ$  towards the [110] directions using metamorphic buffer layer (5-7, 9, 11, 12). The off-cut, combined with a thermal treatment, migration enhanced epitaxy (MEE) process with As pre-layer, two-step growth process consisting of (i) low temperature and low growth rate, and (ii) high temperature and high growth rate, will allow the formation of two-atomic layer steps on the Si surface, and will thereby eliminate APDs at the GaAs/Si heterointerface. The use of GaAs and ternary  $\text{In}_x\text{Al}_{1-x}\text{As}$  graded buffer layers, including the effects of growth temperature, growth rate, layer thickness, and group-III grading rate were used to demonstrate the device worthy InGaAs QW structures. The GaAs and  $\text{In}_x\text{Al}_{1-x}\text{As}$  metamorphic buffer architecture was used to mitigate the defects and dislocations in strain and bandgap engineered InGaAs QWFETs on Si (7). Figures 2 (a), 2 (b) and 2 (c) show the buffer architecture for integration of InGaAs QWFET structure on Si using GaAs and graded  $\text{In}_x\text{Al}_{1-x}\text{As}$  layers, (b) lattice constant grading scheme for structure (a); and (c) Schrödinger-Poisson solution of spatial redistribution of confined carrier population in various sub-bands in the InGaAs QW at  $V_g = 0\text{V}$  with higher  $\Delta E_c$  for carrier confinement inside the InGaAs QW. It also avoids the parallel conduction to the active channel due to large bandgap nature of both GaAs and InAlAs layers. Throughout the effort, significant emphasis was made on the identification of defect types and their relation to variations in growth conditions, buffer characterization, carrier mobility, carrier density and benchmarking so that guidelines towards a robust methodology for heterogeneous integration of InGaAs QWFET on Si heteroepitaxy were established.

The nucleation of GaAs on Si is a crucial step during MBE growth process using MEE. The GaAs nucleation and buffer layers were grown using two-step growth process which consisting of layer at reduced temperature and low growth rate as described above, and carefully monitor the surface to ensure that no APDs or other defects are generated at the GaAs/Si interface using *in-situ* reflection high energy electron diffraction (RHEED) during growth of MBE. The nucleation step will be followed by the deposition of a thicker GaAs with high temperature and higher growth rate followed by graded ternary  $\text{In}_x\text{Al}_{1-x}\text{As}$  layer. This way the lattice constant was bridged from the Si surface to the active InGaAs channel. Key to the success of metamorphic structures is the efficient relaxation of misfit strain with minimum threading dislocations. Thus, it is vital to determine the complete structural properties, including strain, defect densities and surface roughness. The entire InGaAs QW structure was characterized using x-ray diffraction, cross-sectional TEM, and atomic force microscopy.




**Fig. 2:** (a) The n-channel normal InGaAs QW device structure on Si using large bandgap metamorphic buffer layer. The Si delta-doped layer is placed above the InGaAs QW, (b) lattice constant grading, and (c) energy band diagram of InGaAs QWFET using Schrödinger-Poisson solution at  $V_g = 0\text{V}$ .

### Elimination of parallel conduction

The resistivity of the buffer layer has a significant role to the active device layer conductivity. Since the resistivity of the Si wafer is not too high and it is important that the buffer layer is a large bandgap material so that the conductivity contribution from the buffer layer as well as from the Si wafer to the active InGaAs layer is less significant and it can behave as an *insulating layer*. Therefore, the InGaAs active layer on Si using large bandgap materials behave as a “SOI” (silicon-on-insulator) and the conductivity should exhibit only from the device layer. On one hand, the bandgap of the buffer layer should be large enough so that it prevents parallel conduction from the Si substrate; on the other hand, the bandgap of the buffer layer should not be *too large* since large bandgap needs higher temperature to relax the misfit strain. There is a trade-off between the bandgap of the buffer layer and the growth process temperature. The detailed mobility analysis was performed of InGaAs QWFETs grown on Si using quantitative mobility spectrum analysis (QMSA) as a function of temperature and to separate mobility contribution from carriers inside the buffer layer.

### Origins of defects in InGaAs

Defects in InGaAs films grown directly on Si substrates result from at least three sources: i) the polar on nonpolar III-V/Si interface, ii) the large lattice constant mismatch, and iii) the atomic interdiffusion across the interface. These problems typically result in poor crystalline quality due to formation of various defect types such as (i) anti-phase domains, misfit and crystal defects such as (ii) threading dislocations, (iii) stacking faults, and (iv) micro-twins. All these defects have an adverse effect on the device performance. A low-defect density III-V-material growth on Si is achieved through monolayer scale control using MBE for the formation of the III-V/Si interface and coupled with optimization of compositionally graded buffer layers. Appropriate thin buffer layer was designed for filtering defects and



**Fig. 3:** Growth of polar (III-V) on nonpolar (Si) epitaxy where (a) APDs were eliminated utilizing proper substrate off-cut and nucleation conditions and (b) various crystal defects due to lattice mismatch.




dislocations and for successful strain engineering. Figure 3 shows the APD-free GaAs on Ge where anti-phase boundaries (APBs) were eliminated by utilizing appropriate off-cut substrate and leveraging migration enhanced epitaxy (6, 7, 11, 12). In this case, Ge substrates have been selected to address the problem of polar/nonpolar interface by growing lattice matched GaAs on Ge crystal. The similar process generally used for the growth of GaAs on offcut Si substrate using MBE growth technique to create a “virtual” polar III-V surface on Si. As a result, the InGaAs QW is free from APDs, stacking faults and micro-twins.

## Results and discussion

### Structural properties

The structural quality and the defect properties of the InGaAs QWFET structures were examined by cross-sectional TEM. Figure 4 (a) and (b) shows low and high-resolution cross-sectional bright field TEM images of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFET structure grown on Si substrate using metamorphic graded composite  $\text{In}_x\text{Al}_{1-x}\text{As}$  and GaAs buffers (7, 12). The image of figure 4 shows a high contrast at the graded buffer layers and the misfit and threading dislocations are predominantly contained in the composite buffer with no threading dislocations (TDs) observable in the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW using cross-sectional TEM. This image reveals that the threading dislocation density (TDD) decreases monotonically along the growth direction and the dislocation density confined within  $0.5\mu\text{m}$  of the InAlAs buffer layer. Beyond this region, the TDD decreases abruptly due to annihilation of dislocations with opposite Burgers vectors and virtually dislocation-free  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel layer.




**Fig. 4:** (a) Cross-sectional TEM image of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFET structure on Si using metamorphic buffer architecture; and (b) high-resolution TEM of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW,  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  barriers, InP etch stop and  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  cap layer. The misfit and threading dislocations are predominantly contained in the composite buffer.


The grading scheme and the relaxation state of the InGaAs QWFET structures were evaluated using high-resolution double crystal x-ray rocking curves, as shown in figure 5 (7, 12), the structure of which is

shown in Fig. 2 (a). The angular separation  $\Delta\theta$  between the (004) diffraction peaks of  $\text{In}_x\text{Al}_{1-x}\text{As}$ , GaAs and Si resulting from the difference in lattice plane spacing  $\Delta d/d$ , along with their diffraction line profiles, provided information about the microstructural quality of the these films, which in turn can affect the active InGaAs channel film quality. The  $\Delta\theta$  separation between the diffraction peaks of GaAs with respect to Si confirms full relaxation of the GaAs layer. The indium composition of the  $\text{In}_x\text{Al}_{1-x}\text{As}$  buffer layer is graded from 0 to 52%, with an overshoot of indium concentration ( $0.52 < x < 0.7$ ) in-between, as evidenced by the two peaks existing in the  $\text{In}_x\text{Al}_{1-x}\text{As}$  buffer region of figure 5. This overshoot was employed to ensure full relaxation of this buffer layer while minimizing its total thickness. The relaxation of the entire composite buffer layer allows the growth of a defect-free  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW on Si (Figs.4a-2b). Figures 4 (b) and 5 suggest the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW layer is compressively strained with respect to the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  barrier.

The surfaces of the InGaAs metamorphic QWFET structures were secular and under Nomarski microscope contrast exhibited a characteristics cross hatch pattern of metamorphic growth. Figure 6 shows the surface morphology of InGaAs QWFET grown on Si using AFM. The cross-hatching of the metamorphic QWFET structure is the result of continual introduction of strain and the consequent relaxation of strain by generating misfit dislocations along the two orthogonal  $\langle 110 \rangle$  misfit dislocation directions. Analyzing the AFM surface morphology of the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW layer grown on Si with  $1.3\mu\text{m}$  composite buffers exhibit a cross-hatch pattern, as shown in figure 6, demonstrating excellent metamorphic growth of the buffer layer. The surface rms roughness of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW grown on Si was measured over an area of  $5 \times 5 \mu\text{m}^2$  to be less than 4 nm (7) which is similar to that of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW grown on GaAs (7). This is also consistent with RHEED observation during growth, which displayed a more streaky ( $2 \times 4$ ) surface reconstruction pattern for metamorphic buffer as well as InGaAs channel layer. The vastly improved surface morphology for the InGaAs QWFET on Si substrate is believed to be due to proper controlled of nucleation and glide of dislocations in the composite buffer layers.




**Fig. 5:** High-resolution x-ray rocking curves from the (004) Bragg lines of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFET structures on Si substrates with different composite buffer thicknesses ranging from  $1.3\text{-}3.2\mu\text{m}$ .



**Fig. 6:** AFM image from the surface of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW layer on Si with  $1.3\mu\text{m}$  composite buffer shows cross-hatch pattern with surface rms roughness of  $39\text{\AA}$ .


## Electrical transport properties

To further investigate the electrical quality of the InGaAs QWFET as well as the parallel conduction to the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel layer, temperature and field dependent mobility measurements were performed and the results are analyzed using QMSA<sup>®</sup> method. For epitaxial crystal growers, Hall effect measurements are typically carried out to assess the quality and control of doping in semiconductor layers with the Hall mobility as an important figure of merit. Figure 7 (a) shows the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW mobility at 300K and 77K as a function of total buffer thickness ranging from  $3.2\mu\text{m}$  to  $1.3\mu\text{m}$  of the composite buffer grown on Si (7, 9, 11, 12). No mobility degradation is observed for all the buffer thicknesses, demonstrating that the thin composite metamorphic buffer architecture is effective in filtering dislocations. Figure 7 (b) compares the Hall mobility versus sheet carrier density ( $N_s$ ) measured in the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW layers grown on Si, GaAs and InP substrates at 300K and 77K. For a given  $N_s$ , the mobility in the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW layer grown on Si via the composite buffer is equivalent to those in the  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW layers grown on III-V substrates such as GaAs and InP (7). The high mobility of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFET on Si substrate is due to low dislocation density inside the InGaAs channel, supports our structural results. No degradation in QW mobility on Si is observed despite the  $>8\%$  lattice mismatch, demonstrating effective dislocation filtering using the composite buffer on Si. Figure 8 (a) shows the quantitative mobility spectrum analysis (QMSA) for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW on Si at different temperatures (7, 11, 12). The large conductivity ratio between the majority carrier (electrons) and the minority carrier (holes) at all temperatures and also the increase in electron mobility with decreasing temperature suggest no parallel, parasitic conduction in Si or through the composite buffer layer. In addition, both  $N_s$  and mobility exhibit no dependence on magnetic field at different temperatures, as shown in figure 8 (b) (7, 11, 12), further indicating no parallel, parasitic conduction in the buffer layer or in Si.



**Fig. 7:** (a)  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW electron mobility versus composite buffer layer thickness on Si at 300K and 77K; and (b) electron mobility versus sheet carrier density ( $N_s$ ) in  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW grown on Si (via novel composite buffer), GaAs and InP substrates at 300K and 77K. No degradation in QW mobility on Si despite  $>8\%$  lattice mismatch, demonstrating effective dislocation filtering with the composite metamorphic buffer architecture on Si.





**Fig. 8:** (a) QMSA mobility spectra for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QW on Si at different temperature demonstrating no parallel, parasitic conduction to the active  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  channel, and (b) sheet carrier density and mobility show no dependence on magnetic field at different temp, indicating no parallel conduction in the composite buffer layer on Si.

### Device properties

In order to evaluate the success of the heterogeneous integration of n-channel InGaAs material and device structure on Si, the QW transistors have been fabricated and benchmarked with the n-channel Si MOSFET. The use of a combination of wet and reactive ion etch to recess the gate towards the channel, as well as Pt/Au Schottky gates, enable enhancement-mode (e-mode) operation and improve short channel performance of the device. The details of the fabrication procedure were reported elsewhere (7, 9). The output characteristics,  $I_{\text{DS}}-V_{\text{DS}}$  of the e-mode with gate length of  $L_{\text{G}} = 80\text{nm}$   $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFET on Si with  $1.3\mu\text{m}$  composite buffer layer is shown in figure 9 (a) (7, 11, 12). Figure 9 (b) shows the transfer characteristics,  $I_{\text{DS}}-V_{\text{GS}}$  of the e-mode with  $L_{\text{G}} = 80\text{nm}$   $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFETs on Si. The Schottky gate leakage is also included for reference (7, 11, 12). This device exhibits good transistor characteristics and high performance at supply voltage of  $V_{\text{DS}} = 0.5\text{V}$ . The  $L_{\text{G}} = 80\text{nm}$   $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFET on Si with  $1.3\mu\text{m}$  composite buffer achieves threshold voltage ( $V_{\text{T}} = +0.11\text{V}$ ), saturation current,  $I_{\text{DSat}} = 0.32\text{mA}/\mu\text{m}$  and  $I_{\text{ON}}/I_{\text{OFF}} = 2150$  at  $V_{\text{DS}}=0.5\text{V}$  with  $0.5\text{V}$  gate voltage,  $V_{\text{G}}$  swing. Figures 10 (a) and 10 (b) show the sub-threshold slope (SS) and drain induced barrier lowering (DIBL), respectively as a function of  $L_{\text{G}}$  for  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFETs on Si (7, 11, 12), demonstrating improved SS and DIBL of e-mode over d-mode devices. Figure 11 shows the transconductance ( $G_{\text{m}}$ ) characteristics of  $L_{\text{G}} = 80\text{nm}$   $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFETs on Si with different composite buffer thicknesses at  $V_{\text{DS}} = 0.5\text{V}$  (7, 11, 12). These e-mode  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFETs on Si substrate exhibit superior high-speed performance even at low supply voltage. Fig. 12 shows the cut-off frequency as a function of DC power dissipation comparing the e-mode  $L_{\text{G}} = 80\text{nm}$   $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  QWFET on Si at  $V_{\text{DS}}=0.5\text{V}$  versus the standard  $L_{\text{G}} = 60\text{nm}$  Si n-MOSFET transistor at both

$V_{DS} = 0.5V$  and  $1.1V$ . Comparing to the Si n-MOSFET, the e-mode  $In_{0.7}Ga_{0.3}As$  QWFET on Si exhibits  $>10X$  reduction in DC power dissipation for the same speed performance or  $>2X$  gain in speed performance for the same power (7, 11, 12).




Fig. 9: (a)  $I_D$ - $V_{DS}$  characteristics and (b)  $I_D$ - $V_{DS}$  and gate leakage ( $I_G$ ) versus  $V_G$  of enhancement-mode  $L_G=80nm$   $In_{0.7}Ga_{0.3}As$  QWFET on Si with  $1.3\mu m$  composite buffer at room temperature.  $V_T = +0.11V$ ,  $I_{Dsat} = 0.32mA/\mu m$ ,  $I_{ON}/I_{OFF} = 2150$  at  $V_{DS}=0.5V$  with  $0.5V$   $V_G$  swing.






Fig. 10: (a) Sub-threshold slope (SS) and (b) DIBL as a function of  $L_G$  for e-mode and d-mode  $In_{0.7}Ga_{0.3}As$  QWFETs on Si, showing improved SS and DIBL of e-mode over d-mode devices due to shorter gate to channel separation in e-mode.



**Fig. 11:** QW mobility and transconductance ( $G_m$ ) as a function of composite buffer layer thickness.



**Fig. 12:** Cut-off frequency as a function of DC power dissipation for the e-mode  $L_G=80nm$   $In_{0.7}Ga_{0.3}As$  QWFET on Si at  $V_{DS}=0.5V$ , versus standard Si n-MOSFET transistor with  $L_G=60nm$  at  $V_{DS}=0.5V$  and  $1.1V$ .

## Conclusions

In conclusion, high quality  $In_{0.7}Ga_{0.3}As$  QWFET structures on Si substrates have grown using solid source MBE with excellent material properties. Cross-sectional TEM micrographs showed no threading dislocation inside the QW and the surface cross-hatched pattern indicates with full relaxation. The electron mobilities and sheet carrier densities of the  $In_{0.7}Ga_{0.3}As$  QWFET structures grown on Si were nearly equivalent to the structures grown on either GaAs or InP substrates. The  $In_{0.7}Ga_{0.3}As$  QWFET structures with thin composite GaAs and  $In_xAl_{1-x}As$  buffer layers did not show any parallel path to the active  $In_{0.7}Ga_{0.3}As$  channel. Quantum well transistors fabricated on these  $In_{0.7}Ga_{0.3}As$  QW structures exhibit high-performance short-channel enhancement-mode characteristics and thus have a potential for future ultra-high speed and low-power logic applications.

## Acknowledgments

The part of this work was the result of a joint research collaborative effort between Intel Corporation and IQE. Author also acknowledges that part of the work has been published earlier and gives credit to all relevant research papers and presentations.

## References

1. G. Moore, in Dig. Tech. Paper ISSCC, 2003, p. 20.
2. R. Chau, B. Doyle, S. Datta, J. Kavalieros, and K. Zhang, *Nature Materials*, vol. 6, 810 (2007).

3. R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, and M. Radosavljevic, *IEEE Trans. on Nanotechnology*, vol. **4**, 153 (2005).
4. S. Datta, T. Ashley, J. Brask, L. Buckle, m. Doczy, M. Emeny, D. Hayes, K. Hilton, R. Jefferies, R. Martin, T. J. Phillips, D. Wallis, P. Wilding, and R. Chau, in *IEDM Technical Digest 2005*, p. 763.
5. S. Datta, G. Dewey, J. M. Fastenau, M. K. Hudait, D. Loubychev, W. K. Liu, M. Radosavljevic, W. Rachmady, and R. Chau, *IEEE Electron Device Letters*, vol. **28**, p. 685 (2007).
6. M. K. Hudait and R. Chau, in *Compound Semiconductor Integrated Circuits Symposium*, 2008. CSIC '08. IEEE, 2008, pp. 1-2.
7. M. K. Hudait, G. Dewey, S. Datta, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, R. Pillarisetty, W. Rachmady, M. Radosavljevic, T. Rakshit, and R. Chau, in *IEDM Technical Digest*, 2007, p. 625.
8. M. Radosavljevic, T. Ashley, A. Andreev, S. D. Coomber, G. Dewey, M. T. Emeny, M. Fearn, D. G. Hayes, K. P. Hilton, M. K. Hudait, R. Jefferies, T. Martin, R. Pillarisetty, W. Rachmady, T. Rakshit, S. J. Smith, M. J. Uren, D. J. Wallis, P. J. Wilding, and R. Chau, in *IEDM Technical Digest*, 2008, p. 727.
9. M. Radosavljevic, B. Chu-Kung, S. Corcoran, M. K. Hudait, G. Dewey, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, W. Rachmady, U. Shah, and R. Chau, in *IEDM Technical Digest*, 2009, p. 319.
10. S. Datta, *Microelectron. Eng.*, vol. **84**, 2133 (2007).
11. R. Chau, in *CS MANTECH Conference*, Chicago, Illinois, USA, 2008, pp. 1-4.
12. R. Chau, in *Solid State Technology*, July issue 45-48.
13. N. Neophytou, T. Rakshit, and M. S. Lundstrom, *IEEE Trans Electron Devices*, vol. **56**, 1377 (2009).
14. J. A. del Alamo, *Nature*, vol. **479**, 317 (2011).
15. D. H. Kim and J. A. del Alamo, in *IEDM Technical Digest*, 2006, p. 837.
16. D. H. Kim, J. A. del Alamo, J. H. Lee, and K. S. Seo, in *IEDM Technical Digest*, 2005, p. 767.
17. D.-H. Kim and J. A. del Alamo, in *IEDM Technical Digest*, 2007, p. 629.
18. D.-H. Kim and J. A. del Alamo, *IEEE Electron Device Letters*, vol. **29**, 830 (2009).
19. T.-W. Kim, D.-H. Kim, and J. A. del Alamo, in *IEDM Tech. Dig.*, 2009, p. 483.
20. N. Waldron, K. Dae-Hyun, and J. A. del Alamo, in *IEDM Tech. Dig.*, 2007, p. 633.
21. N. Waldron, K. Dae-Hyun, and J. A. del Alamo, *IEEE Transactions on Electron Devices*, vol. **57**, 297 (2010).
22. C. Y. Chang, H. T. Hsu, E. Y. Chang, C. I. Kuo, S. Datta, M. Radosavljevic, Y. Miyamoto, and G. W. Huang, *IEEE Electron Device Letters*, vol. **28**, 856 (2007).
23. C. I. Kuo, H. T. Hsu, E. Y. Chang, C. Y. Chang, Y. Miyamoto, S. Datta, M. Radosavljevic, G. W. Huang, and C. T. Lee, *IEEE Electron Device Letters*, vol. **29**, 290 (2008).
24. A. W. Fang, H. Park, O. Cohen, R. Jones, M. J. Paniccia, and J. E. Bowers, *Optics Express*, vol. **14**, 9203 (2006).
25. J. R. LaRoche, W. E. Hoke, T. E. Kazior, D. Lubyshev, J. M. Fastenau, W. K. Liu, M. Urteaga, W. Ha, J. Bergman, M. J. Choe, B. Brar, M. T. Bulsara, E. A. Fitzgerald, D. Smith, D. Clark, R.

- Thompson, C. Drazek, N. Daval, L. Benaissa, and E. Augendre, in *CS MANTECH Conference*, Tampa, Florida, USA., 2009.
26. W. K. Liu, D. Lubyshev, J. M. Fastenau, Y. Wu, M. T. Bulsara, E. A. Fitzgerald, M. Urteaga, W. Ha, J. Bergman, B. Brar, W. E. Hoke, J. R. LaRoche, K. J. Herrick, T. E. Kazior, D. Clark, D. Smith, R. F. Thompson, C. Drazek, and N. Daval, *J. Crystal Growth*, vol. **311**, 1979 (2009).
  27. J. Z. Li, J. Bai, C. Major, M. Carroll, A. Lochtefeld, and Z. Shellenbarger, *J. Appl. Phys.*, vol. **103**, 106102 (2008).
  28. J. Yoon, S. Jo, I. S. Chun, I. Jung, H.-S. Kim, M. Meitl, E. Menard, X. Li, J. J. Coleman, U. Paik, and J. A. Rogers, *Nature*, vol. **465**, 329, (2010).
  29. H. Ko, K. Takei, R. Kapadia, S. Chuang, H. Fang, P. W. Leu, K. Ganapathi, E. Plis, H. S. Kim, S.-Y. Chen, M. Madsen, A. C. Ford, Y.-L. Chueh, S. Krishna, S. Salahuddin, and A. Javey, *Nature*, vol. **468**, 286 (2010).
  30. A. V. Krishnamoorthy, A. L. Lentine, K. W. Goossen, J. A. Walker, T. K. Woodward, J. E. Ford, G. F. Aplin, L. A. D'Asaro, S. P. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. Dahringer, L. M. F. Chirovsky, and D. A. B. Miller, *IEEE Photon. Technol. Lett.*, vol. **7**, 1288 (1995).
  31. K. W. Goossen, J. A. Walker, L. A. D'Asaro, S. P. Hui, B. Tseng, R. Leibenguth, D. Kossives, D. D. Bacon, D. Dahringer, L. M. F. Chirovsky, A. L. Lentine, and D. A. B. Miller, *IEEE Photon. Technol. Lett.*, vol. **7**, 360 (1995).
  32. A. L. Lentine, K. W. Goossen, J. A. Walker, L. M. F. Chirovsky, L. A. D'Asaro, S. P. Hui, B. T. Tseng, R. E. Leibenguth, D. P. Kossives, D. W. Dahringer, D. D. Bacon, T. K. Woodward, and D. A. B. Miller, *IEEE Photon. Technol. Lett.*, vol. **2**, 221 (1996).
  33. R. J. W. Hill, C. Park, J. Barnett, J. Price, J. Huang, N. Goel, W. Y. Loh, J. Oh, C. E. Smith, P. Kirsch, P. Majhi, and R. Jammy, in *IEDM Tech. Dig.*, 2010, p. 130.
  34. K. M. Lau, T. C. Wah, L. Haiou, and Z. Zhenyu, in *IEDM Tech. Dig.*, 2008, p. 723.
  35. Y. Uchida, Y. Yazawa, and T. Warabisako, *Appl. Phys. Lett.* **67**, 127 (1995).
  36. Y. Takano, M. Hisaka, N. Fujii, K. Suzuki, K. Kuwahara, and S. Fuke, *Appl. Phys. Lett.* **73**, 2917 (1998).
  37. T. S. Rao, K. Nozawa, and Y. Horikoshi, *Appl. Phys. Lett.* **62**, 154 (1993).
  38. K. Nozawa and Y. Horikoshi, *J. Electron. Mater.* **21**, 641 (1992).
  39. M. Yamaguchi, T. Nishioka, and M. Sugo, *Appl. Phys. Lett.* **54**, 24 (1989).
  40. N. A. El-Masry, J. C. Tarn, and N. H. Karam, *J. Appl. Phys.* **64**, 3672 (1988).
  41. Y. Watanabe, Y. Kadota, H. Okamoto, M. Seki, and Y. Ohmachi, *J. Crystal Growth* **93**, 459 (1988).
  42. T. Soga, T. Jimbo and M. Umeno, *Jpn. J. Appl. Phys.* **33**, 1494 (1994).
  43. M. Yamaguchi, A. Yamamoto, M. Tachikawa, Y. Itoh, and M. Sugo, *Appl. Phys. Lett.* **53**, 2293 (1988).
  44. M. Yamaguchi, *J. Materials Research* **6**, 376 (1991).
  45. T. Ueda, S. Onozawa, M. Akiyama and M. Sakuta, *Jpn. J. Appl. Phys.* **27**, L1815 (1988).
  46. M. Yamaguchi, A. Yamamoto, and Y. Itoh, *J. Appl. Phys.* **59**, 1751(1986).
  47. R. Fischer, D. Neuman, H. Zabel, H. Morkoç, C. Choi, and N. Otsuka, *Appl. Phys. Lett.* **48**, 1223 (1986).



48. Y. Takagi, H. Yonezu, Y. Hachiya, and K. Pak, *Jpn. J. Appl. Phys.* **33**, 3368 (1994).
49. T. Yodo, and M. Tamura, *Jpn. J. Appl. Phys.* **34**, 3457 (1995).
50. A. Bakin, D. Piester, I. Behrens, H. -H. Wehmann, E. Peiner, A. Ivanov, D. Fehly, and A. Schlachetzki, *Crystal Growth & Design* **3**, 89 (2003).
51. Y. C. Lin, H. Yamaguchi, E. Y. Chang, Y. C. Hsieh, M. Ueki, Y. Hirayama, and C. Y. Chang, *Appl. Phys. Lett.* **90**, 023509 (2007).
52. T. Ashley, L. Buckle, S. Datta, M.T. Emeny, D.G. Hayes, K.P. Hilton, R. Jefferies, T. Martin, T.J. Phillips, D.J. Wallis, P.J. Wilding and R. Chau, *IEE Electronics Letters*, vol. **43**, 1-2 (2007).