

جامعة الملك عبدالله للعلوم والتقنية King Abdullah University of Science and Technology

High-κ perovskite membranes as insulators for two-dimensional transistors

Item Type	Article
Authors	Huang, Jing-Kai; Wan, Yi; Shi, Junjie; Zhang, Ji; Wang, Zeheng; Wang, Wenxuan; Yang, Ni; Liu, Yang; Lin, Chun-Ho; Guan, Xinwei; Hu, Long; Yang, Zi-Liang; Huang, Bo-Chao; Chiu, Ya-Ping; Yang, Jack; Tung, Vincent; Wang, Danyang; Kalantar-Zadeh, Kourosh; Wu, Tao; Zu, Xiaotao; Qiao, Liang; Li, Lain-Jong; Li, Sean
Citation	Huang, JK., Wan, Y., Shi, J., Zhang, J., Wang, Z., Wang, W., Yang, N., Liu, Y., Lin, CH., Guan, X., Hu, L., Yang, ZL., Huang, BC., Chiu, YP., Yang, J., Tung, V., Wang, D., Kalantar-Zadeh, K., Wu, T., Li, S. (2022). High-κ perovskite membranes as insulators for two-dimensional transistors. Nature, 605(7909), 262–267. https:// doi.org/10.1038/s41586-022-04588-2
Eprint version	Post-print
DOI	10.1038/s41586-022-04588-2
Publisher	Springer Science and Business Media LLC
Journal	Nature
Rights	Archived with thanks to Nature
Download date	22/09/2023 23:31:31
Link to Item	http://hdl.handle.net/10754/676863

2

1

Ultrahigh-*k* single-crystalline perovskite dielectric membranes for two-dimensional transistors

Jing-Kai Huang¹, Junjie Shi¹, Ji Zhang¹, Zeheng Wang², Wenxuan Wang¹, Ni Yang¹, Yi Wan⁴,
Yang Liu¹, Chun-Ho Lin¹, Xinwei Guan¹, Long Hu¹, Jack Yang¹, Vincent Tung⁴, Danyang
Wang¹, Kourosh Kalantar-Zadeh³, Tom Wu¹, Xiaotao Zu⁵, Liang Qiao⁵, Lain-Jong Li^{1,6}*, Sean
Li¹*

- ¹School of Materials Science and Engineering, University of New South Wales (UNSW),
 Sydney, New South Wales, Australia
- ²School of Electrical Engineering and Telecommunications, University of New South Wales
 (UNSW), Sydney, New South Wales, Australia
- ³School of Chemical Engineering, University of New South Wales (UNSW), Sydney, New
 South Wales, Australia
- ⁴Physical Sciences and Engineering Division, King Abdullah University of Science and
 Technology (KAUST), Thuwal, Saudi Arabia
- ⁵School of Physics, University of Electronic Science and Technology of China, Chengdu, China.
- ⁶Department of Mechanical Engineering, The University of Hong Kong, Pokfulam road, Hong
 Kong, China
- 18 *To whom correspondence should be addressed: <u>lanceli1@hku.hk</u> or <u>sean.li@unsw.edu.au</u>
- 19

20 The dimension and power consumption scaling of Si metal-oxide-semiconductor field-effect transistors (MOSFET) has followed Moore's Law for decades but now faces the challenges 21 associated with the physical thinning limit of Si at sub-10 nm technology nodes¹. Two-22 dimensional (2D) layered semiconductors, with an atomic thickness allowing superior gate-23 field penetration, are potential for future channel materials^{2,3}. Advancements for 2D 24 transistors have been achieved such as wafer-scale monocrystalline growth of materials⁴ 25 and reduction of metal-2D contact resistance⁵. However, it remains challenging to explore 26 high- κ dielectrics to well couple with 2D transistors and continue scaling their capacitance 27

equivalent thickness (CET). Here, we propose to use the transferrable ultrahigh- κ single-28 crystalline perovskite SrTiO₃ membrane as gate dielectric that exhibits a desirable sub-1 29 nm CET with a low leakage current ($J_{\text{leak}} < 10^{-2} \text{ A/cm}^2$) under 2.5 MV/cm. The van der 30 Waals (vdW) gap between SrTiO₃ and 2D semiconductors mitigates the unfavorable 31 fringing-induced barrier lowering (FIBL) effect resulting from the use of ultrahigh- κ 32 dielectrics⁶. Typical transistors made of scalable chemical vapor deposition (CVD) MoS₂ 33 and SrTiO₃ dielectrics exhibit steep subthreshold swings (SS) down to ~70 mV dec⁻¹ and 34 ON/OFF current ratios up to 10⁷, matching low-power specifications suggested by the latest 35 International Roadmap for Devices and Systems (IRDS)⁷. 36

37

For the sub-10 nm technology nodes in Si MOSFETs, a sub-nanometer CET and flawless 38 interface with the channel are essential for gate dielectric to maintain the gate controllability⁶. 39 Therefore, the development of reliable high- κ dielectrics (CET < 1 nm), which are adaptable to 40 2D MOSFETs for future nodes, is eagerly awaited. Typically used high- κ dielectrics in silicon 41 technology (i.e., SiO₂, Al₂O₃, and HfO₂) have been integrated with 2D transition metal 42 dichalcogenide (TMD) materials⁸. Nevertheless, their amorphous nature and imperfect 43 dielectric/TMD interfaces make the elimination of charge scatters/traps difficult, not to mention 44 the direct damages of 2D channels caused by dielectric deposition processes^{9,10}. Although 45 several interfacial passivation layers have been developed, such as organic molecules and 46 atomically thin hexagonal boron nitride (hBN), these layers would reduce the overall gate 47 capacitance^{4,10-12}. Another attractive approach is to adopt crystalline dielectric materials such as 48 49 multilayer hBN and epitaxial calcium fluoride (CaF₂), where the atomically flat surfaces result in smoother dielectric/semiconductor interfaces than conventional amorphous oxides despite their 50 relatively lower dielectric constant retarding CET shrinkage¹³⁻¹⁵. The perovskite SrTiO₃ exhibits 51 high static permittivity ($\varepsilon_{hulk} \approx 300$ at room temperature¹⁶), which makes it a promising gate 52 dielectric for electrostatic modulation of silicon^{17,18}, graphene^{19,20}, or two-dimensional electron 53 gas (2DEG) of complex-oxide heterointerface^{21,22}. Moreover, recent advances in synthesizing 54 single-crystal freestanding perovskite oxide membranes^{23,24} establish a feasible route to integrate 55 the ultrahigh- κ crystalline SrTiO₃ films with 2D semiconductors to form high-quality 56 dielectric/channel interfaces for surmounting the present limit of gate control. 57

59 In this work, the reflection high-energy electron diffraction (RHEED) assisted pulsed-laser deposition (PLD) technique is adopted to prepare freestanding SrTiO₃ dielectric layers (see 60 **Methods** for details)²³. The water-soluble sacrificial $Sr_3Al_2O_6$ layer is epitaxially grown on top 61 of a single-crystalline SrTiO₃ (001) substrate and then serves as the template for the subsequent 62 epitaxy of single-crystalline SrTiO₃ dielectric films with various thicknesses. The as-deposited 63 SrTiO₃ films exhibit atomically flat surfaces with clear atomic step-terraces (Extended Data Fig. 64 1a, b). The X-ray diffraction (XRD) pattern (Extended Data Fig. 1c) and X-ray reflectivity 65 (XRR) analysis (**Extended Data Fig. 1d, e**) of the as-prepared $Sr_3Al_2O_6/SrTiO_3$ heterostructure 66 clearly indicates the formation of single-crystalline phase and the atomically sharp interface with 67 limited interdiffusion at the interface. Next, the SrTiO₃ layer is coated by a polymer support and 68 delaminated in the deionized water after the Sr₃Al₂O₆ sacrificial layer was dissolved. With the 69 polymer support layer, the released single-crystalline freestanding SrTiO₃ membranes are 70 transferred onto the target substrates as illustrated in Fig. 1a. The photo of the as-released 71 SrTiO₃ layer with the dimensions of $5 \times 5 \text{ mm}^2$ on the pre-patterned Si/SiO₂ substrate is shown in 72 Fig. 1b. The optical micrographs in Fig. 1c display that optical contrast gradually increases with 73 the increasing SrTiO₃ thickness. Furthermore, the thickness measurement by atomic force 74 microscopy (AFM) is consistent with the results of RHEED (Extended Data Fig. 2). 75 Representative reciprocal space maps (RSM) of the transferred SrTiO₃ membrane around (002), 76 (103), and (013) planes confirm the single-crystallinity, and the extracted average in-plane and 77 78 out-of-plane lattice parameters are 0.3908 nm and 0.3907 nm, respectively (Extended Data Fig. **3a, b)**, which are within the measurement errors of the theoretical values of 0.3905 nm^{23} . The 79 plan-view dark-field transmission electron microscopy (TEM) images (Fig. 1d, e) and the 80 selected area electron diffraction (SAED) (Fig. 1f) of 5 unit-cell (u.c.) thick SrTiO₃ prove its 81 82 high crystallinity. Moreover, X-ray photoelectron spectroscopy (XPS) results (Extended Data **Fig. 3c, d)** suggest the good atomic stoichiometry of SrTiO₃ film. 83

84

The metal-insulator-metal (MIM) capacitor structure is employed to evaluate the dielectric property of the as-prepared SrTiO₃ membranes through capacitance-voltage (C-V) measurements^{4,25}, where the SrTiO₃ layer is sandwiched between the Pt-coated Si substrate and a top Ti/Au electrode (**Fig. 2a**). **Fig. 2b** shows that the measured capacitance density moderately decreases with the voltage and frequency, which is ordinarily observed in paraelectric ceramic and asymmetric electrode configuration²⁶. The effective permittivity ε_{eff} is related to capacitance as described by the equation²⁵:

$$C_{eff} = \frac{A\varepsilon_0\varepsilon_{eff}}{t}$$

92 where C_{eff} is the measured capacitance, A is the area of top electrodes, t is the thickness of the 93 SrTiO₃ layer, and ε_0 is the vacuum permittivity. The inset of **Fig. 2c** plots the thickness 94 dependence of ε_{eff} , where the result for a particular thickness is obtained from the measurements 95 conducted on at least 17 individual devices made of SrTiO₃ membranes with the same thickness. 96 The ε_{eff} as a function of thickness can be well described by the typical "dead layer" model 97 emerging in high- κ nanocapacitor (refer **Extended Data Fig. 4** for more details) as follows²⁵:

$$\frac{t}{\varepsilon_{eff}} = \frac{t}{\varepsilon_{bulk}} + D$$

98 where ε_{bulk} is the bulk permittivity of dielectric material, and *D* is the derived constant resulted 99 from the interfacial dead layers. **Fig. 2c** shows that CET exhibits a near-linear relationship with 100 the SrTiO₃ thickness, implying that sub-1 nm CET can be achieved with ease while the oxide 101 thickness is thinner than 26 nm (~ 65 u.c.). The CET is calculated by⁶:

$$\text{CET} = \frac{3.9t}{\varepsilon_{eff}}$$

where 3.9 is the dielectric constant of silicon oxide. Besides, the extracted ε_{bulk} is ~270 approaching the ideal value ($\varepsilon_{bulk} \approx 300$) of bulk single-crystal SrTiO₃, pledging the quality and ultrahigh dielectric constant nature of prepared SrTiO₃ membranes.

105

On the other hand, low leakage current and high breakdown strength of dielectric materials are 106 critical criteria responsible for the power consumption and reliability of electronic devices^{6,10,27}. 107 Fig. 2d demonstrates the leakage current characteristic of the as-prepared SrTiO₃ membranes 108 with thicknesses of 10, 20, 40, and 80 u.c., respectively. For the applied field of 2.5 MV/cm, the 109 leakage currents of 40 and 80 u.c. thick SrTiO₃ membranes are far below the low-power limit 110 $(J_{\text{leak}} < 1.5 \times 10^{-2} \text{ A/cm}^2)$, and all investigated sorts meet the requirement of MOSFET gate limit 111 $(< 10 \text{ A/cm}^2)^{28}$. Moreover, Fig. 2e summarizes the breakdown field versus effective permittivity 112 for the dielectrics used in the state-of-art Si and 2D semiconductor technologies for 113 comparison^{26,27,29-32}. Our optimized SrTiO₃ membranes (20, 40, and 80 u.c., Extended Data Fig. 114 5) tolerate analogous electric-field strength with the widely used Al_2O_3 and HfO_2 while 115

116 possessing much higher effective permittivities. Noteworthy that compare with the high- κ 117 dielectrics built by deposition processes, the freestanding SrTiO₃ membranes possess well-118 defined surfaces to interface with metal contacts and 2D channel materials, greatly diminishing 119 the interfacial imperfections and reinforcing dielectric strength^{8,26}. Also, the presence of the vdW 120 gap plays an important role in suppressing leakage current via the decrease of carrier tunneling 121 probability^{8,10}. Hence, freestanding single-crystalline SrTiO₃ membranes manifest superb 122 capabilities of being an ideal building block for future short-channel FETs.

123

To examine the gate dielectric performance, a SrTiO₃ membrane with the thickness of 40 u.c. is 124 transferred onto the SiO₂ substrate with pre-defined gate metals. A monolayer CVD MoS₂ thin 125 film is then transferred on top of the SrTiO₃ and the quality of MoS₂ is verified by Raman and 126 photoluminescence (PL) spectroscopies (Extended Data Fig. 6). Finally, the MoS₂ channels are 127 patterned to form local back-gate MoS₂ FETs (Fig. 3a) and the photo for the FET arrays is 128 shown in Fig. 3b. The cross-sectional structure of the FET is revealed by scanning transmission 129 electron microscopy (STEM) and energy-dispersive X-ray spectroscopy (EDS) mapping (Fig. 130 **3c**). The transfer $(I_D - V_G)$ and output $(I_D - V_D)$ characteristics of long-channel monolayer MoS₂ 131 FET ($W_{CH}/L_{CH} = 10/3.5 \,\mu\text{m}$) are plotted in Fig. 3d and Fig. 3e, respectively. The transfer curves 132 at different $V_{\rm D}$ show a steep increase in drain current at the subthreshold region with a SS value 133 of 71.5 mV dec⁻¹, and typical output characteristics also show promising current control and 134 135 saturation. Fig. 3f further presents I_D - V_G curves of 50 MoS₂ FETs, and Fig. 3g shows the correlation between the ON/OFF current ratio and SS value from these devices. A number of 136 devices approach 10⁷ ON/OFF current ratio; meanwhile, the best SS values are close to 70 mV 137 dec^{-1} , which is among the best record values ever attained by MoS₂ FETs. Fig. 3h summarizes 138 139 SS values achieved by the reported CVD-prepared MoS₂ long-channel FETs coupled with sub-10 nm CET high- κ dielectrics, where the crystalline interfaces generally exhibit better switching 140 behavior than the amorphous interface (see Extended Data Table 1 for details). Note that some 141 reports only estimate the gate capacitance by adopting ideal dielectric permittivity without 142 performing C_{eff} measurements, which may lead to underestimation of the equivalent oxide 143 thickness (EOT). Thus, we re-estimated these EOTs with the scope of both ideal and practical 144 permittivities derived from the nanocapacitors to ensure an impartial judgment. Notably, the 145 SrTiO₃ dielectric yields extremely low SS values among published results based on CVD-grown 146

MoS₂, already meeting the microelectronic technology metrics 2028 (shaded red corner) projected by IRDS⁷. To further probe the interface properties, the trap density (D_{it}) at the SrTiO₃-MoS₂ interface is estimated using the expression⁸:

$$SS = \ln(10)\frac{k_{\rm B}T}{q}(1 + \frac{qD_{\rm it}}{C_{\rm G}})$$

where $C_{\rm G}$ is the gate capacitance obtained from MOS capacitance measurements (**Extended Data Fig. 7a**). The extracted $D_{\rm it} \approx 4.3 \times 10^{-12} \, {\rm cm}^{-2} {\rm eV}^{-1}$ is lower than the values typically obtained from CVD-grown MoS₂ channels (**Extended Data Table 2**), consistent with the low SS values from our devices. We anticipate further optimization of the nanofabrication process and interface engineering could lead to improvements in SS values.

155

156 With the scaling of channel length, the drain-induced barrier lowering (DIBL) becomes pronounced; consequently, the electrostatic control of the gate degrades, leading to the higher 157 subthreshold current and poor SS values. Such a phenomenon can be mitigated via reducing 158 CET^{6,33}. Hence, we fabricated short-channel (Fig. 4a, $L_{CH} \sim 35$ nm; Extended Data Fig. 7b, L_{CH} 159 \sim 55 nm) MoS₂ FETs to demonstrate the gate-to-channel control with the as-developed 160 ultrahigh- κ SrTiO₃ dielectrics. The transfer characteristic of 35 nm short-channel MoS₂ FET (Fig. 161 **4b**) shows a near 10^6 ON/OFF current ratio and a steep SS value of 79 mV dec⁻¹, and output 162 curves (Fig. 4c) exhibit promising current control and saturation. The benchmark results of the 163 SS values for the reported short-channel MoS₂ FETs fabricated with different gate dielectrics are 164 summarized in Fig. 4d, where SS values achieved by the SrTiO₃ gate dielectrics are lowest 165 among the reported CVD-prepared MoS₂ FETs with similar device geometries. Despite these 166 achievements, we are aware that the acknowledged selection criteria of gate dielectrics for 167 further scaling MOSFETs suggest a proper permittivity of around $20 \sim 30^6$. The benefits of using 168 a very high-permittivity dielectric to slim the CET are limited because the fringing field 169 originating from the drain penetrates into the channel through the physically thicker gate 170 dielectric, which sinks the source-to-channel potential barrier. Therefore, resembling DIBL, this 171 fringing-induced barrier lowering (FIBL) effect degrades the subthreshold characteristics of 172 MOSFET⁶. However, dissimilar from the conventional 3D bulk semiconductors, the native 173 existence of a few-angstrom thick vdW gap between 2D semiconductor and adjacency plays an 174 important role in the suppression of FIBL. To elaborate this, we performed the technology 175

176 computer-aided design (TCAD) simulation, where Extended Fig. 8a, b reveal the simulated equipotential contours of 10 nm short-channel MoS₂ FET without and with the involvement of a 177 5 Å vdW (vacuum) gap, respectively. The presence of the vdW gap redirects most of the fringing 178 field lines through itself, which greatly restrains the drain-to-channel coupling. The calculated 179 conduction band diagrams (Extended Fig. 8c) also imply that FIBL is apparently moderated in 180 the SrTiO₃ dielectric with the vdW gap. Correspondingly, the simulated transfer characteristics 181 reflect vast differences between the interfaces with and without the vdW gaps, especially in the 182 ultrahigh- κ SrTiO₃ dielectric (**Extended Fig. 8d, e**). Note that the degradation occurring in the 183 condition of SiO₂ with vdW gap is ascribed to the physically 1 nm thick SiO₂, where the overall 184 gate capacitance severely decreases when introducing a comparable thickness-level vdW gap. 185 The simulation results reveal the concealed advantage of vdW integration of 2D semiconductors 186 and further expand the selection criteria of high- κ gate dielectric for the ultra-scaling 2D 187 electronics. 188

189

In brief, the high-permittivity characteristic of freestanding single-crystalline SrTiO₃ membranes 190 facilitates the CET shrinking into sub-1 nm scales. Moreover, the crystalline surface and well-191 defined vdW interfaces with 2D semiconductors exhibit the scaling potential for future transistor 192 technologies. The SrTiO₃ dielectric membranes, with the elastic and slim nature³⁴, have also 193 enabled the accomplishment of flexible and transparent electronics using MoS₂ as the transistor 194 195 channel as demonstrated in Extended Data Fig. 9. Meanwhile, considering the exquisitely controlled and scalable growth techniques already established in the perovskite oxide field^{18,23,24}, 196 the capability to freely integrate functional perovskite oxide membranes with 2D materials offers 197 a new route to laminate assembly for monolithic 3D integration 1,2,35 . 198





199 200

Fig. 1 Preparation and characterizations of freestanding single-crystalline SrTiO₃ layers. a, 201 Schematic illustration of lift-off and transfer processes for epi-SrTiO₃ thin films onto the target 202 substrate. **b**, Photograph of the transferred millimeter-scale freestanding SrTiO₃ membrane onto 203 pre-pattern Si/SiO₂ substrates. The scale bar indicates 5 mm. c, Optical micrographs of SrTiO₃ 204 films with various unit-cell (u.c.) thicknesses on 300 nm Si/SiO2 wafers. The scale bars are 25 205 μm. d, e, Plan-view dark-field TEM images of 5 u.c. thick SrTiO₃ membrane. The scale bars are 206 2 nm and 1 nm, respectively. f, The corresponding SAED pattern, where the scale bar indicates 5 207 nm^{-1} . 208



Fig. 2 Dielectric properties of single-crystalline SrTiO₃ membranes. a, The structure and 210 optical micrograph of the MIM device. The scale bar is 100 µm. b, Voltage-dependent 211 capacitance density (C-V) for MIM devices of 40 u.c. and 20 u.c. SrTiO₃ thin films at four 212 different frequencies. c, t/ϵ_{eff} , and CET as a function of various SrTiO₃ thicknesses measured 213 from MIM capacitors. The inset displays ε_{eff} as a function of SrTiO₃ thickness. Both red dashed 214 lines are theoretical fitting using the dead layer model. d, Electric field-dependent leakage 215 current density of SrTiO₃ films with various unit-cell thicknesses. Gray dashed lines mark the 216 217 limits for relative applications. e, The breakdown field versus effective dielectric constant of our SrTiO₃ membranes, in comparison to the published literature. 218





Fig. 3 Local back-gated MoS₂ FETs with ultrahigh- κ SrTiO₃ dielectrics. a, Structure of the 220 local back-gated FETs, where a vdW interface exists between SrTiO₃ and MoS₂ in the channel 221 region. b, Optical micrograph of batch-fabricated FET arrays. Inset shows the magnified image 222 of the white square. The scale bars are 100 µm and 10 µm (inset) respectively. c, Cross-sectional 223 STEM image and corresponding EDS mapping obtained in the contact-channel area. The colors 224 represent as follows: blue (Pt), yellow (Au), cyan (Ti), red (S), green (Sr). Scale bar: 25 nm. d, 225 Transfer characteristics $(I_{\rm D}-V_{\rm G})$ of monolayer MoS₂ FET, showing steep subthreshold slopes. e, 226 227 Output characteristics ($I_{\rm D}$ - $V_{\rm D}$) of the same device. **f**, $I_{\rm D}$ - $V_{\rm G}$ curves of 50 SrTiO₃/MoS₂ FETs. **g**, Scatter distribution (black) of recorded ON/OFF current ratios and SS values, and statistical 228 histogram (gray) of SS from 50 devices. h, Comparison of SS values achieved by state-of-the-art 229

- 230 CVD-prepared MoS₂ FETs with the CET < 10 nm. The ball-stick symbol represents EOT, where 231 ball is theoretical value while stick is EOT range extracted from practical permittivity in general 232 nanocapacitor. SS values were extracted within the V_D range of 0.1 ~ 1 V and L_{CH} range of 0.1 ~
- $5 \,\mu\text{m}$. The shaded red corner is the IRDS low-power specification for 2028.



Fig. 4 Electrostatics of short-channel MoS₂ FETs based on ultrahigh- κ SrTiO₃ dielectrics. a, Schematic illustration of the structure and SEM image of the device with a channel length of 35 nm. Inset shows the optical micrograph of the associated devices. Scale bars indicate 50 nm and 1µm (inset). b, I_D-V_G characterization of the device shown in **a**. c, *I*_D-*V*_D output curves of the same device. d, Benchmark of SS in reported short-channel ($L_{CH} \le 100$ nm) 2D FETs coupled with different CET gate dielectrics. For a fair comparison, only the devices with single-gate geometry are shown.

243 Acknowledgements

The authors would like to thank the Australian Research Council Discovery Project of DP19010366 for the financial support. The authors also acknowledge the facilities, as well as the scientific and technical assistance, from the NSW Node of the Australian National Fabrication Facility (ANFF) and the Research & Prototype Foundry Core Research Facility at the University of Sydney, part of the ANFF. The authors also thank the units and facilities within the Mark Wainwright Analytical Centre at UNSW Sydney for the assistance in material analyses. Z.W. thanks Mr. Li in Peking University for providing assistance in the TCAD simulation.

251 Author contributions

S.L. and L.-J.L. supervised the project. J.-K.H. conceived and directed the project. J.Z., W.W., 252 N.Y., and Y.L. performed the synthesis and characterization of perovskite oxide heterostructures. 253 J.-K.H. and Y.W. synthesized MoS₂ monolayer. J.S., X.G., and L.H. carried out microscopy 254 characterization. J.-K.H., C.-H.L., and T.W. performed Raman and PL analyses. J.S. and J.-K.H. 255 256 contributed to the device fabrication. J.-K.H. conducted electrical measurements and analyses of devices. Z.W. contributed to the TCAD simulation. J.Y., D.W, V.T., K.K.-Z, X.Z. and L.Q. 257 provided constructive opinions and suggestions. All the authors discussed and contributed the 258 results. J.-K.H., L.-J.L., and S.L. drafted the manuscript. 259

260 **Competing interests**

J.-K.H., J.S., J.Z., and S.L. are co-inventors on a patent application (Australian provisional filling
number: 2021902514) related to the research presented in this paper.

271 **References**

- Theis, T. N. & Wong, H. P. The End of Moore's Law: A New Beginning for Information
 Technology. *Comput. Sci. Eng.* 19, 41-50 (2017).
- Akinwande, D. *et al.* Graphene and two-dimensional materials for silicon technology.
 Nature 573, 507-518 (2019).
- 276 3 Chhowalla, M., Jena, D. & Zhang, H. Two-dimensional semiconductors for transistors.
 277 *Nat. Rev. Mater.* 1, 16052 (2016).
- Chen, T.-A. *et al.* Wafer-scale single-crystal hexagonal boron nitride monolayers on
 Cu (111). *Nature* 579, 219-223 (2020).
- Shen, P.-C. *et al.* Ultralow contact resistance between semimetal and monolayer
 semiconductors. *Nature* 593, 211-217 (2021).
- Wong, H. & Iwai, H. On the scaling of subnanometer EOT gate dielectrics for ultimate
 nano CMOS technology. *Microelectron. Eng.* 138, 57-76 (2015).
- Badaroglu, M. *et al.* More Moore. in *International Roadmap for Devices and Systems* 2020 (IEEE, 2020); <u>https://irds.ieee.org/images/files/pdf/2020/2020IRDS_MM.pdf.</u>
- 8 Illarionov, Y. Y. *et al.* Insulators for 2D nanoelectronics: the gap to bridge. *Nat. Commun.* 11, 3385 (2020).
- 288 9 Kim, H. G. & Lee, H.-B.-R. Atomic Layer Deposition on 2D Materials. *Chem. Mater.* 29, 3809-3826 (2017).
- 290 10 Li, W. *et al.* Uniform and ultrathin high- κ gate dielectrics for two-dimensional electronic 291 devices. *Nat. Electron.* **2**, 563-571 (2019).
- Park, J. H. *et al.* Atomic Layer Deposition of Al₂O₃ on WSe₂ Functionalized by Titanyl
 Phthalocyanine. *ACS Nano* 10, 6888-6896 (2016).
- 12 Knobloch, T. *et al.* The performance limits of hexagonal boron nitride as an insulator for
 scaled CMOS devices based on two-dimensional materials. *Nat. Electron.* 4, 98-108
 (2021).
- Lee, G.-H. *et al.* Flexible and Transparent MoS₂ Field-Effect Transistors on Hexagonal
 Boron Nitride-Graphene Heterostructures. *ACS Nano* 7, 7931-7936 (2013).
- Vu, Q. A. *et al.* Near-zero hysteresis and near-ideal subthreshold swing in h-BN
 encapsulated single-layer MoS₂ field-effect transistors. *2D Mater.* 5, 031001 (2018).
- Illarionov, Y. Y. *et al.* Ultrathin calcium fluoride insulators for two-dimensional field effect transistors. *Nat. Electron.* 2, 230-235 (2019).
- Neville, R. C., Hoeneisen, B. & Mead, C. A. Permittivity of Strontium Titanate. J. Appl. *Phys.* 43, 2124-2131 (1972).
- McKee, R. A., Walker, F. J. & Chisholm, M. F. Crystalline Oxides on Silicon: The First
 Five Monolayers. *Phys. Rev. Lett.* 81, 3014-3017 (1998).
- 307 18 Reiner, J. W. et al. Crystalline Oxides on Silicon. Adv. Mater. 22, 2919-2938 (2010).
- Couto, N. J. G., Sacépé, B. & Morpurgo, A. F. Transport through Graphene on SrTiO₃.
 Phys. Rev. Lett. 107, 225501 (2011).
- Veyrat, L. *et al.* Helical quantum Hall phase in graphene on SrTiO₃. *Science* 367, 781 (2020).
- Thiel, S., Hammerl, G., Schmehl, A., Schneider, C. W. & Mannhart, J. Tunable QuasiTwo-Dimensional Electron Gases in Oxide Heterostructures. *Science* 313, 1942 (2006).
- 22 Caviglia, A. D. *et al.* Electric field control of the LaAlO₃/SrTiO₃ interface ground state.
- 315 *Nature* **456**, 624-627 (2008).

- Lu, D. *et al.* Synthesis of freestanding single-crystal perovskite films and heterostructures
 by etching of sacrificial water-soluble layers. *Nat. Mater.* 15, 1255-1260 (2016).
- Kum, H. S. *et al.* Heterogeneous integration of single-crystalline complex-oxide membranes. *Nature* 578, 75-81 (2020).
- Stengel, M. & Spaldin, N. A. Origin of the dielectric dead layer in nanoscale capacitors.
 Nature 443, 679-682 (2006).
- Palneedi, H., Peddigari, M., Hwang, G.-T., Jeong, D.-Y. & Ryu, J. High-Performance
 Dielectric Ceramic Films for Energy Storage Capacitors: Progress and Outlook. *Adv. Funct. Mater.* 28, 1803665 (2018).
- 32527McPherson, J., Kim, J., Shanware, A., Mogul, H. & Rodriguez, J. in 2002 IEEE326International Electron Devices Meeting (IEDM)633-636;327https://doi.org/10.1109/IEDM.2002.1175919.
- Robertson, J. High dielectric constant gate oxides for metal oxide Si transistors. *Rep. Prog. Phys.* 69, 327-396 (2005).
- Wen, C. *et al.* Dielectric Properties of Ultrathin CaF₂ Ionic Crystals. *Adv. Mater.* 32, 2002525 (2020).
- 30 Sokolov, N. S. *et al.* Low-leakage MIS structures with 1.5-6 nm CaF₂ insulating layer on
 333 Si(111). *Microelectron. Eng.* 84, 2247-2250 (2007).
- 31 Hattori, Y., Taniguchi, T., Watanabe, K. & Nagashio, K. Layer-by-Layer Dielectric
 Breakdown of Hexagonal Boron Nitride. *ACS Nano* 9, 916-921 (2015).
- 336 32 Kim, S. M. *et al.* Synthesis of large-area multilayer hexagonal boron nitride for high
 material performance. *Nat. Commun.* 6, 8662 (2015).
- 338
 33
 Smets, Q. et al. in 2020 IEEE International Electron Devices Meeting (IEDM)
 3.1.1

 339
 3.1.4; <u>https://doi.org/10.1109/IEDM13553.2020.9371890</u>.
 3.1.1
- 34 Jong, G. *et al.* Super-elastic ferroelectric single-crystal membrane with continuous
 34 electric dipole rotation. *Science* 366, 475 (2019).
- 342 35 Liu, Y., Huang, Y. & Duan, X. Van der Waals integration before and beyond two343 dimensional materials. *Nature* 567, 323-333 (2019).