



High- κ perovskite membranes as insulators for two-dimensional transistors

Item Type	Article
Authors	Huang, Jing-Kai; Wan, Yi; Shi, Junjie; Zhang, Ji; Wang, Zeheng; Wang, Wenxuan; Yang, Ni; Liu, Yang; Lin, Chun-Ho; Guan, Xinwei; Hu, Long; Yang, Zi-Liang; Huang, Bo-Chao; Chiu, Ya-Ping; Yang, Jack; Tung, Vincent; Wang, Danyang; Kalantar-Zadeh, Kourosh; Wu, Tao; Zu, Xiaotao; Qiao, Liang; Li, Lain-Jong; Li, Sean
Citation	Huang, J.-K., Wan, Y., Shi, J., Zhang, J., Wang, Z., Wang, W., Yang, N., Liu, Y., Lin, C.-H., Guan, X., Hu, L., Yang, Z.-L., Huang, B.-C., Chiu, Y.-P., Yang, J., Tung, V., Wang, D., Kalantar-Zadeh, K., Wu, T., ... Li, S. (2022). High- κ perovskite membranes as insulators for two-dimensional transistors. <i>Nature</i> , 605(7909), 262–267. https://doi.org/10.1038/s41586-022-04588-2
Eprint version	Post-print
DOI	10.1038/s41586-022-04588-2
Publisher	Springer Science and Business Media LLC
Journal	Nature
Rights	Archived with thanks to Nature
Download date	22/09/2023 23:31:31
Link to Item	http://hdl.handle.net/10754/676863

1 **Ultra-high- κ single-crystalline perovskite dielectric membranes for** 2 **two-dimensional transistors**

3 Jing-Kai Huang¹, Junjie Shi¹, Ji Zhang¹, Zeheng Wang², Wenxuan Wang¹, Ni Yang¹, Yi Wan⁴,
4 Yang Liu¹, Chun-Ho Lin¹, Xinwei Guan¹, Long Hu¹, Jack Yang¹, Vincent Tung⁴, Danyang
5 Wang¹, Kourosch Kalantar-Zadeh³, Tom Wu¹, Xiaotao Zu⁵, Liang Qiao⁵, Lain-Jong Li^{1,6*}, Sean
6 Li^{1*}

7 ¹School of Materials Science and Engineering, University of New South Wales (UNSW),
8 Sydney, New South Wales, Australia

9 ²School of Electrical Engineering and Telecommunications, University of New South Wales
10 (UNSW), Sydney, New South Wales, Australia

11 ³School of Chemical Engineering, University of New South Wales (UNSW), Sydney, New
12 South Wales, Australia

13 ⁴Physical Sciences and Engineering Division, King Abdullah University of Science and
14 Technology (KAUST), Thuwal, Saudi Arabia

15 ⁵School of Physics, University of Electronic Science and Technology of China, Chengdu, China.

16 ⁶Department of Mechanical Engineering, The University of Hong Kong, Pokfulam road, Hong
17 Kong, China

18 *To whom correspondence should be addressed: lanceli1@hku.hk or sean.li@unsw.edu.au

19
20 **The dimension and power consumption scaling of Si metal-oxide-semiconductor field-effect**
21 **transistors (MOSFET) has followed Moore's Law for decades but now faces the challenges**
22 **associated with the physical thinning limit of Si at sub-10 nm technology nodes¹. Two-**
23 **dimensional (2D) layered semiconductors, with an atomic thickness allowing superior gate-**
24 **field penetration, are potential for future channel materials^{2,3}. Advancements for 2D**
25 **transistors have been achieved such as wafer-scale monocrystalline growth of materials⁴**
26 **and reduction of metal-2D contact resistance⁵. However, it remains challenging to explore**
27 **high- κ dielectrics to well couple with 2D transistors and continue scaling their capacitance**

28 equivalent thickness (CET). Here, we propose to use the transferrable ultrahigh- κ single-
29 crystalline perovskite SrTiO₃ membrane as gate dielectric that exhibits a desirable sub-1
30 nm CET with a low leakage current ($J_{\text{leak}} < 10^{-2}$ A/cm²) under 2.5 MV/cm. The van der
31 Waals (vdW) gap between SrTiO₃ and 2D semiconductors mitigates the unfavorable
32 fringing-induced barrier lowering (FIBL) effect resulting from the use of ultrahigh- κ
33 dielectrics⁶. Typical transistors made of scalable chemical vapor deposition (CVD) MoS₂
34 and SrTiO₃ dielectrics exhibit steep subthreshold swings (SS) down to ~70 mV dec⁻¹ and
35 ON/OFF current ratios up to 10⁷, matching low-power specifications suggested by the latest
36 International Roadmap for Devices and Systems (IRDS)⁷.

37

38 For the sub-10 nm technology nodes in Si MOSFETs, a sub-nanometer CET and flawless
39 interface with the channel are essential for gate dielectric to maintain the gate controllability⁶.
40 Therefore, the development of reliable high- κ dielectrics (CET < 1 nm), which are adaptable to
41 2D MOSFETs for future nodes, is eagerly awaited. Typically used high- κ dielectrics in silicon
42 technology (i.e., SiO₂, Al₂O₃, and HfO₂) have been integrated with 2D transition metal
43 dichalcogenide (TMD) materials⁸. Nevertheless, their amorphous nature and imperfect
44 dielectric/TMD interfaces make the elimination of charge scatters/traps difficult, not to mention
45 the direct damages of 2D channels caused by dielectric deposition processes^{9,10}. Although
46 several interfacial passivation layers have been developed, such as organic molecules and
47 atomically thin hexagonal boron nitride (hBN), these layers would reduce the overall gate
48 capacitance^{4,10-12}. Another attractive approach is to adopt crystalline dielectric materials such as
49 multilayer hBN and epitaxial calcium fluoride (CaF₂), where the atomically flat surfaces result in
50 smoother dielectric/semiconductor interfaces than conventional amorphous oxides despite their
51 relatively lower dielectric constant retarding CET shrinkage¹³⁻¹⁵. The perovskite SrTiO₃ exhibits
52 high static permittivity ($\epsilon_{\text{bulk}} \approx 300$ at room temperature¹⁶), which makes it a promising gate
53 dielectric for electrostatic modulation of silicon^{17,18}, graphene^{19,20}, or two-dimensional electron
54 gas (2DEG) of complex-oxide heterointerface^{21,22}. Moreover, recent advances in synthesizing
55 single-crystal freestanding perovskite oxide membranes^{23,24} establish a feasible route to integrate
56 the ultrahigh- κ crystalline SrTiO₃ films with 2D semiconductors to form high-quality
57 dielectric/channel interfaces for surmounting the present limit of gate control.

58

59 In this work, the reflection high-energy electron diffraction (RHEED) assisted pulsed-laser
60 deposition (PLD) technique is adopted to prepare freestanding SrTiO₃ dielectric layers (see
61 **Methods** for details)²³. The water-soluble sacrificial Sr₃Al₂O₆ layer is epitaxially grown on top
62 of a single-crystalline SrTiO₃ (001) substrate and then serves as the template for the subsequent
63 epitaxy of single-crystalline SrTiO₃ dielectric films with various thicknesses. The as-deposited
64 SrTiO₃ films exhibit atomically flat surfaces with clear atomic step-terraces (**Extended Data Fig.**
65 **1a, b**). The X-ray diffraction (XRD) pattern (**Extended Data Fig. 1c**) and X-ray reflectivity
66 (XRR) analysis (**Extended Data Fig. 1d, e**) of the as-prepared Sr₃Al₂O₆/SrTiO₃ heterostructure
67 clearly indicates the formation of single-crystalline phase and the atomically sharp interface with
68 limited interdiffusion at the interface. Next, the SrTiO₃ layer is coated by a polymer support and
69 delaminated in the deionized water after the Sr₃Al₂O₆ sacrificial layer was dissolved. With the
70 polymer support layer, the released single-crystalline freestanding SrTiO₃ membranes are
71 transferred onto the target substrates as illustrated in **Fig. 1a**. The photo of the as-released
72 SrTiO₃ layer with the dimensions of 5×5 mm² on the pre-patterned Si/SiO₂ substrate is shown in
73 **Fig. 1b**. The optical micrographs in **Fig. 1c** display that optical contrast gradually increases with
74 the increasing SrTiO₃ thickness. Furthermore, the thickness measurement by atomic force
75 microscopy (AFM) is consistent with the results of RHEED (**Extended Data Fig. 2**).
76 Representative reciprocal space maps (RSM) of the transferred SrTiO₃ membrane around (002),
77 (103), and (013) planes confirm the single-crystallinity, and the extracted average in-plane and
78 out-of-plane lattice parameters are 0.3908 nm and 0.3907 nm, respectively (**Extended Data Fig.**
79 **3a, b**), which are within the measurement errors of the theoretical values of 0.3905 nm²³. The
80 plan-view dark-field transmission electron microscopy (TEM) images (**Fig. 1d, e**) and the
81 selected area electron diffraction (SAED) (**Fig. 1f**) of 5 unit-cell (u.c.) thick SrTiO₃ prove its
82 high crystallinity. Moreover, X-ray photoelectron spectroscopy (XPS) results (**Extended Data**
83 **Fig. 3c, d**) suggest the good atomic stoichiometry of SrTiO₃ film.

84

85 The metal-insulator-metal (MIM) capacitor structure is employed to evaluate the dielectric
86 property of the as-prepared SrTiO₃ membranes through capacitance-voltage (C-V)
87 measurements^{4,25}, where the SrTiO₃ layer is sandwiched between the Pt-coated Si substrate and a
88 top Ti/Au electrode (**Fig. 2a**). **Fig. 2b** shows that the measured capacitance density moderately
89 decreases with the voltage and frequency, which is ordinarily observed in paraelectric ceramic

90 and asymmetric electrode configuration²⁶. The effective permittivity ϵ_{eff} is related to capacitance
91 as described by the equation²⁵:

$$C_{eff} = \frac{A\epsilon_0\epsilon_{eff}}{t}$$

92 where C_{eff} is the measured capacitance, A is the area of top electrodes, t is the thickness of the
93 SrTiO₃ layer, and ϵ_0 is the vacuum permittivity. The inset of **Fig. 2c** plots the thickness
94 dependence of ϵ_{eff} , where the result for a particular thickness is obtained from the measurements
95 conducted on at least 17 individual devices made of SrTiO₃ membranes with the same thickness.
96 The ϵ_{eff} as a function of thickness can be well described by the typical “dead layer” model
97 emerging in high- κ nanocapacitor (refer **Extended Data Fig. 4** for more details) as follows²⁵:

$$\frac{t}{\epsilon_{eff}} = \frac{t}{\epsilon_{bulk}} + D$$

98 where ϵ_{bulk} is the bulk permittivity of dielectric material, and D is the derived constant resulted
99 from the interfacial dead layers. **Fig. 2c** shows that CET exhibits a near-linear relationship with
100 the SrTiO₃ thickness, implying that sub-1 nm CET can be achieved with ease while the oxide
101 thickness is thinner than 26 nm (~ 65 u.c.). The CET is calculated by⁶:

$$CET = \frac{3.9t}{\epsilon_{eff}}$$

102 where 3.9 is the dielectric constant of silicon oxide. Besides, the extracted ϵ_{bulk} is ~ 270
103 approaching the ideal value ($\epsilon_{bulk} \approx 300$) of bulk single-crystal SrTiO₃, pledging the quality and
104 ultrahigh dielectric constant nature of prepared SrTiO₃ membranes.

105

106 On the other hand, low leakage current and high breakdown strength of dielectric materials are
107 critical criteria responsible for the power consumption and reliability of electronic devices^{6,10,27}.

108 **Fig. 2d** demonstrates the leakage current characteristic of the as-prepared SrTiO₃ membranes
109 with thicknesses of 10, 20, 40, and 80 u.c., respectively. For the applied field of 2.5 MV/cm, the
110 leakage currents of 40 and 80 u.c. thick SrTiO₃ membranes are far below the low-power limit
111 ($J_{leak} < 1.5 \times 10^{-2}$ A/cm²), and all investigated sorts meet the requirement of MOSFET gate limit
112 (< 10 A/cm²)²⁸. Moreover, **Fig. 2e** summarizes the breakdown field versus effective permittivity

113 for the dielectrics used in the state-of-art Si and 2D semiconductor technologies for
114 comparison^{26,27,29-32}. Our optimized SrTiO₃ membranes (20, 40, and 80 u.c., **Extended Data Fig.**

115 **5**) tolerate analogous electric-field strength with the widely used Al₂O₃ and HfO₂ while

116 possessing much higher effective permittivities. Noteworthy that compare with the high- κ
117 dielectrics built by deposition processes, the freestanding SrTiO₃ membranes possess well-
118 defined surfaces to interface with metal contacts and 2D channel materials, greatly diminishing
119 the interfacial imperfections and reinforcing dielectric strength^{8,26}. Also, the presence of the vdW
120 gap plays an important role in suppressing leakage current via the decrease of carrier tunneling
121 probability^{8,10}. Hence, freestanding single-crystalline SrTiO₃ membranes manifest superb
122 capabilities of being an ideal building block for future short-channel FETs.

123

124 To examine the gate dielectric performance, a SrTiO₃ membrane with the thickness of 40 u.c. is
125 transferred onto the SiO₂ substrate with pre-defined gate metals. A monolayer CVD MoS₂ thin
126 film is then transferred on top of the SrTiO₃ and the quality of MoS₂ is verified by Raman and
127 photoluminescence (PL) spectroscopies (**Extended Data Fig. 6**). Finally, the MoS₂ channels are
128 patterned to form local back-gate MoS₂ FETs (**Fig. 3a**) and the photo for the FET arrays is
129 shown in **Fig. 3b**. The cross-sectional structure of the FET is revealed by scanning transmission
130 electron microscopy (STEM) and energy-dispersive X-ray spectroscopy (EDS) mapping (**Fig.**
131 **3c**). The transfer (I_D - V_G) and output (I_D - V_D) characteristics of long-channel monolayer MoS₂
132 FET ($W_{CH}/L_{CH} = 10/3.5 \mu\text{m}$) are plotted in **Fig. 3d** and **Fig. 3e**, respectively. The transfer curves
133 at different V_D show a steep increase in drain current at the subthreshold region with a SS value
134 of 71.5 mV dec^{-1} , and typical output characteristics also show promising current control and
135 saturation. **Fig. 3f** further presents I_D - V_G curves of 50 MoS₂ FETs, and **Fig. 3g** shows the
136 correlation between the ON/OFF current ratio and SS value from these devices. A number of
137 devices approach 10^7 ON/OFF current ratio; meanwhile, the best SS values are close to 70 mV
138 dec^{-1} , which is among the best record values ever attained by MoS₂ FETs. **Fig. 3h** summarizes
139 SS values achieved by the reported CVD-prepared MoS₂ long-channel FETs coupled with sub-
140 10 nm CET high- κ dielectrics, where the crystalline interfaces generally exhibit better switching
141 behavior than the amorphous interface (see **Extended Data Table 1** for details). Note that some
142 reports only estimate the gate capacitance by adopting ideal dielectric permittivity without
143 performing C_{eff} measurements, which may lead to underestimation of the equivalent oxide
144 thickness (EOT). Thus, we re-estimated these EOTs with the scope of both ideal and practical
145 permittivities derived from the nanocapacitors to ensure an impartial judgment. Notably, the
146 SrTiO₃ dielectric yields extremely low SS values among published results based on CVD-grown

147 MoS₂, already meeting the microelectronic technology metrics 2028 (shaded red corner)
148 projected by IRDS⁷. To further probe the interface properties, the trap density (D_{it}) at the SrTiO₃-
149 MoS₂ interface is estimated using the expression⁸:

$$SS = \ln(10) \frac{k_B T}{q} \left(1 + \frac{q D_{it}}{C_G} \right)$$


150 where C_G is the gate capacitance obtained from MOS capacitance measurements (**Extended**
151 **Data Fig. 7a**). The extracted $D_{it} \approx 4.3 \times 10^{-12} \text{ cm}^{-2} \text{ eV}^{-1}$ is lower than the values typically obtained
152 from CVD-grown MoS₂ channels (**Extended Data Table 2**), consistent with the low SS values
153 from our devices. We anticipate further optimization of the nanofabrication process and interface
154 engineering could lead to improvements in SS values.

155

156 With the scaling of channel length, the drain-induced barrier lowering (DIBL) becomes
157 pronounced; consequently, the electrostatic control of the gate degrades, leading to the higher
158 subthreshold current and poor SS values. Such a phenomenon can be mitigated via reducing
159 CET^{6,33}. Hence, we fabricated short-channel (**Fig. 4a**, $L_{CH} \sim 35 \text{ nm}$; **Extended Data Fig. 7b**, L_{CH}
160 $\sim 55 \text{ nm}$) MoS₂ FETs to demonstrate the gate-to-channel control with the as-developed
161 ultrahigh- κ SrTiO₃ dielectrics. The transfer characteristic of 35 nm short-channel MoS₂ FET (**Fig.**
162 **4b**) shows a near 10^6 ON/OFF current ratio and a steep SS value of 79 mV dec^{-1} , and output
163 curves (**Fig. 4c**) exhibit promising current control and saturation. The benchmark results of the
164 SS values for the reported short-channel MoS₂ FETs fabricated with different gate dielectrics are
165 summarized in **Fig. 4d**, where SS values achieved by the SrTiO₃ gate dielectrics are lowest
166 among the reported CVD-prepared MoS₂ FETs with similar device geometries. Despite these
167 achievements, we are aware that the acknowledged selection criteria of gate dielectrics for
168 further scaling MOSFETs suggest a proper permittivity of around $20 \sim 30$ ⁶. The benefits of using
169 a very high-permittivity dielectric to slim the CET are limited because the fringing field
170 originating from the drain penetrates into the channel through the physically thicker gate
171 dielectric, which sinks the source-to-channel potential barrier. Therefore, resembling DIBL, this
172 fringing-induced barrier lowering (FIBL) effect degrades the subthreshold characteristics of
173 MOSFET⁶. However, dissimilar from the conventional 3D bulk semiconductors, the native
174 existence of a few-angstrom thick vdW gap between 2D semiconductor and adjacency plays an
175 important role in the suppression of FIBL. To elaborate this, we performed the technology


176 computer-aided design (TCAD) simulation, where **Extended Fig. 8a, b** reveal the simulated
177 equipotential contours of 10 nm short-channel MoS₂ FET without and with the involvement of a
178 5 Å vdW (vacuum) gap, respectively. The presence of the vdW gap redirects most of the fringing
179 field lines through itself, which greatly restrains the drain-to-channel coupling. The calculated
180 conduction band diagrams (**Extended Fig. 8c**) also imply that FIBL is apparently moderated in
181 the SrTiO₃ dielectric with the vdW gap. Correspondingly, the simulated transfer characteristics
182 reflect vast differences between the interfaces with and without the vdW gaps, especially in the
183 ultrahigh- κ SrTiO₃ dielectric (**Extended Fig. 8d, e**). Note that the degradation occurring in the
184 condition of SiO₂ with vdW gap is ascribed to the physically 1 nm thick SiO₂, where the overall
185 gate capacitance severely decreases when introducing a comparable thickness-level vdW gap.
186 The simulation results reveal the concealed advantage of vdW integration of 2D semiconductors
187 and further expand the selection criteria of high- κ gate dielectric for the ultra-scaling 2D
188 electronics.

189
190 In brief, the high-permittivity characteristic of freestanding single-crystalline SrTiO₃ membranes
191 facilitates the CET shrinking into sub-1 nm scales. Moreover, the crystalline surface and well-
192 defined vdW interfaces with 2D semiconductors exhibit the scaling potential for future transistor
193 technologies. The SrTiO₃ dielectric membranes, with the elastic and slim nature³⁴, have also
194 enabled the accomplishment of flexible and transparent electronics using MoS₂ as the transistor
195 channel as demonstrated in **Extended Data Fig. 9**. Meanwhile, considering the exquisitely
196 controlled and scalable growth techniques already established in the perovskite oxide field^{18,23,24},
197 the capability to freely integrate functional perovskite oxide membranes with 2D materials offers
198 a new route to laminate assembly for monolithic 3D integration^{1,2,35}.




199
 200
 201
 202
 203
 204
 205
 206
 207
 208

Fig. 1 Preparation and characterizations of freestanding single-crystalline SrTiO₃ layers. **a**, Schematic illustration of lift-off and transfer processes for epi-SrTiO₃ thin films onto the target substrate. **b**, Photograph of the transferred millimeter-scale freestanding SrTiO₃ membrane onto pre-pattern Si/SiO₂ substrates. The scale bar indicates 5 mm. **c**, Optical micrographs of SrTiO₃ films with various unit-cell (u.c.) thicknesses on 300 nm Si/SiO₂ wafers. The scale bars are 25 μm. **d, e**, Plan-view dark-field TEM images of 5 u.c. thick SrTiO₃ membrane. The scale bars are 2 nm and 1 nm, respectively. **f**, The corresponding SAED pattern, where the scale bar indicates 5 nm⁻¹.




209
 210 **Fig. 2 Dielectric properties of single-crystalline SrTiO₃ membranes.** **a**, The structure and
 211 optical micrograph of the MIM device. The scale bar is 100 μm. **b**, Voltage-dependent
 212 capacitance density (C-V) for MIM devices of 40 u.c. and 20 u.c. SrTiO₃ thin films at four
 213 different frequencies. **c**, t/ϵ_{eff} , and CET as a function of various SrTiO₃ thicknesses measured
 214 from MIM capacitors. The inset displays ϵ_{eff} as a function of SrTiO₃ thickness. Both red dashed
 215 lines are theoretical fitting using the dead layer model. **d**, Electric field-dependent leakage
 216 current density of SrTiO₃ films with various unit-cell thicknesses. Gray dashed lines mark the
 217 limits for relative applications. **e**, The breakdown field versus effective dielectric constant of our
 218 SrTiO₃ membranes, in comparison to the published literature.



219

220 **Fig. 3 Local back-gated MoS₂ FETs with ultrahigh- κ SrTiO₃ dielectrics.** **a**, Structure of the
 221 local back-gated FETs, where a vdW interface exists between SrTiO₃ and MoS₂ in the channel
 222 region. **b**, Optical micrograph of batch-fabricated FET arrays. Inset shows the magnified image
 223 of the white square. The scale bars are 100 μm and 10 μm (inset) respectively. **c**, Cross-sectional
 224 STEM image and corresponding EDS mapping obtained in the contact-channel area. The colors
 225 represent as follows: blue (Pt), yellow (Au), cyan (Ti), red (S), green (Sr). Scale bar: 25 nm. **d**,
 226 Transfer characteristics (I_D - V_G) of monolayer MoS₂ FET, showing steep subthreshold slopes. **e**,
 227 Output characteristics (I_D - V_D) of the same device. **f**, I_D - V_G curves of 50 SrTiO₃/MoS₂ FETs. **g**,
 228 Scatter distribution (black) of recorded ON/OFF current ratios and SS values, and statistical
 229 histogram (gray) of SS from 50 devices. **h**, Comparison of SS values achieved by state-of-the-art

230 CVD-prepared MoS₂ FETs with the CET < 10 nm. The ball-stick symbol represents EOT, where
 231 ball is theoretical value while stick is EOT range extracted from practical permittivity in general
 232 nanocapacitor. SS values were extracted within the V_D range of 0.1 ~ 1 V and L_{CH} range of 0.1 ~
 233 5 μm . The shaded red corner is the IRDS low-power specification for 2028.



234
 235 **Fig. 4 Electrostatics of short-channel MoS₂ FETs based on ultrahigh- κ SrTiO₃ dielectrics.** a,
 236 Schematic illustration of the structure and SEM image of the device with a channel length of 35
 237 nm. Inset shows the optical micrograph of the associated devices. Scale bars indicate 50 nm and
 238 1 μm (inset). b, I_D - V_G characterization of the device shown in a. c, I_D - V_D output curves of the
 239 same device. d, Benchmark of SS in reported short-channel ($L_{CH} \leq 100$ nm) 2D FETs coupled
 240 with different CET gate dielectrics. For a fair comparison, only the devices with single-gate
 241 geometry are shown.

242

243 **Acknowledgements**

244 The authors would like to thank the Australian Research Council Discovery Project of
245 DP19010366 for the financial support. The authors also acknowledge the facilities, as well as the
246 scientific and technical assistance, from the NSW Node of the Australian National Fabrication
247 Facility (ANFF) and the Research & Prototype Foundry Core Research Facility at the University
248 of Sydney, part of the ANFF. The authors also thank the units and facilities within the Mark
249 Wainwright Analytical Centre at UNSW Sydney for the assistance in material analyses. Z.W.
250 thanks Mr. Li in Peking University for providing assistance in the TCAD simulation.

251 **Author contributions**

252 S.L. and L.-J.L. supervised the project. J.-K.H. conceived and directed the project. J.Z., W.W.,
253 N.Y., and Y.L. performed the synthesis and characterization of perovskite oxide heterostructures.
254 J.-K.H. and Y.W. synthesized MoS₂ monolayer. J.S., X.G., and L.H. carried out microscopy
255 characterization. J.-K.H., C.-H.L., and T.W. performed Raman and PL analyses. J.S. and J.-K.H.
256 contributed to the device fabrication. J.-K.H. conducted electrical measurements and analyses of
257 devices. Z.W. contributed to the TCAD simulation. J.Y., D.W, V.T., K.K.-Z, X.Z. and L.Q.
258 provided constructive opinions and suggestions. All the authors discussed and contributed the
259 results. J.-K.H., L.-J.L., and S.L. drafted the manuscript.

260 **Competing interests**

261 J.-K.H., J.S., J.Z., and S.L. are co-inventors on a patent application (Australian provisional filing
262 number: 2021902514) related to the research presented in this paper.

263

264

265

266

267

268

269

270

271 **References**

- 272 1 Theis, T. N. & Wong, H. P. The End of Moore's Law: A New Beginning for Information
273 Technology. *Comput. Sci. Eng.* **19**, 41-50 (2017).
- 274 2 Akinwande, D. *et al.* Graphene and two-dimensional materials for silicon technology.
275 *Nature* **573**, 507-518 (2019).
- 276 3 Chhowalla, M., Jena, D. & Zhang, H. Two-dimensional semiconductors for transistors.
277 *Nat. Rev. Mater.* **1**, 16052 (2016).
- 278 4 Chen, T.-A. *et al.* Wafer-scale single-crystal hexagonal boron nitride monolayers on
279 Cu (111). *Nature* **579**, 219-223 (2020).
- 280 5 Shen, P.-C. *et al.* Ultralow contact resistance between semimetal and monolayer
281 semiconductors. *Nature* **593**, 211-217 (2021).
- 282 6 Wong, H. & Iwai, H. On the scaling of subnanometer EOT gate dielectrics for ultimate
283 nano CMOS technology. *Microelectron. Eng.* **138**, 57-76 (2015).
- 284 7 Badaroglu, M. *et al.* More Moore. in *International Roadmap for Devices and Systems*
285 *2020* (IEEE, 2020); https://irds.ieee.org/images/files/pdf/2020/2020IRDS_MM.pdf.
- 286 8 Illarionov, Y. Y. *et al.* Insulators for 2D nanoelectronics: the gap to bridge. *Nat.*
287 *Commun.* **11**, 3385 (2020).
- 288 9 Kim, H. G. & Lee, H.-B.-R. Atomic Layer Deposition on 2D Materials. *Chem. Mater.* **29**,
289 3809-3826 (2017).
- 290 10 Li, W. *et al.* Uniform and ultrathin high- κ gate dielectrics for two-dimensional electronic
291 devices. *Nat. Electron.* **2**, 563-571 (2019).
- 292 11 Park, J. H. *et al.* Atomic Layer Deposition of Al₂O₃ on WSe₂ Functionalized by Titanyl
293 Phthalocyanine. *ACS Nano* **10**, 6888-6896 (2016).
- 294 12 Knobloch, T. *et al.* The performance limits of hexagonal boron nitride as an insulator for
295 scaled CMOS devices based on two-dimensional materials. *Nat. Electron.* **4**, 98-108
296 (2021).
- 297 13 Lee, G.-H. *et al.* Flexible and Transparent MoS₂ Field-Effect Transistors on Hexagonal
298 Boron Nitride-Graphene Heterostructures. *ACS Nano* **7**, 7931-7936 (2013).
- 299 14 Vu, Q. A. *et al.* Near-zero hysteresis and near-ideal subthreshold swing in h-BN
300 encapsulated single-layer MoS₂ field-effect transistors. *2D Mater.* **5**, 031001 (2018).
- 301 15 Illarionov, Y. Y. *et al.* Ultrathin calcium fluoride insulators for two-dimensional field-
302 effect transistors. *Nat. Electron.* **2**, 230-235 (2019).
- 303 16 Neville, R. C., Hoeneisen, B. & Mead, C. A. Permittivity of Strontium Titanate. *J. Appl.*
304 *Phys.* **43**, 2124-2131 (1972).
- 305 17 McKee, R. A., Walker, F. J. & Chisholm, M. F. Crystalline Oxides on Silicon: The First
306 Five Monolayers. *Phys. Rev. Lett.* **81**, 3014-3017 (1998).
- 307 18 Reiner, J. W. *et al.* Crystalline Oxides on Silicon. *Adv. Mater.* **22**, 2919-2938 (2010).
- 308 19 Couto, N. J. G., Sacépé, B. & Morpurgo, A. F. Transport through Graphene on SrTiO₃.
309 *Phys. Rev. Lett.* **107**, 225501 (2011).
- 310 20 Veyrat, L. *et al.* Helical quantum Hall phase in graphene on SrTiO₃. *Science* **367**, 781
311 (2020).
- 312 21 Thiel, S., Hammerl, G., Schmehl, A., Schneider, C. W. & Mannhart, J. Tunable Quasi-
313 Two-Dimensional Electron Gases in Oxide Heterostructures. *Science* **313**, 1942 (2006).
- 314 22 Caviglia, A. D. *et al.* Electric field control of the LaAlO₃/SrTiO₃ interface ground state.
315 *Nature* **456**, 624-627 (2008).

316 23 Lu, D. *et al.* Synthesis of freestanding single-crystal perovskite films and heterostructures
317 by etching of sacrificial water-soluble layers. *Nat. Mater.* **15**, 1255-1260 (2016).

318 24 Kum, H. S. *et al.* Heterogeneous integration of single-crystalline complex-oxide
319 membranes. *Nature* **578**, 75-81 (2020).

320 25 Stengel, M. & Spaldin, N. A. Origin of the dielectric dead layer in nanoscale capacitors.
321 *Nature* **443**, 679-682 (2006).

322 26 Palneedi, H., Peddigari, M., Hwang, G.-T., Jeong, D.-Y. & Ryu, J. High-Performance
323 Dielectric Ceramic Films for Energy Storage Capacitors: Progress and Outlook. *Adv.*
324 *Funct. Mater.* **28**, 1803665 (2018).

325 27 McPherson, J., Kim, J., Shanware, A., Mogul, H. & Rodriguez, J. in *2002 IEEE*
326 *International Electron Devices Meeting (IEDM)* 633-636;
327 <https://doi.org/10.1109/IEDM.2002.1175919>.

328 28 Robertson, J. High dielectric constant gate oxides for metal oxide Si transistors. *Rep.*
329 *Prog. Phys.* **69**, 327-396 (2005).

330 29 Wen, C. *et al.* Dielectric Properties of Ultrathin CaF₂ Ionic Crystals. *Adv. Mater.* **32**,
331 2002525 (2020).

332 30 Sokolov, N. S. *et al.* Low-leakage MIS structures with 1.5-6 nm CaF₂ insulating layer on
333 Si(111). *Microelectron. Eng.* **84**, 2247-2250 (2007).

334 31 Hattori, Y., Taniguchi, T., Watanabe, K. & Nagashio, K. Layer-by-Layer Dielectric
335 Breakdown of Hexagonal Boron Nitride. *ACS Nano* **9**, 916-921 (2015).

336 32 Kim, S. M. *et al.* Synthesis of large-area multilayer hexagonal boron nitride for high
337 material performance. *Nat. Commun.* **6**, 8662 (2015).

338 33 Smets, Q. *et al.* in *2020 IEEE International Electron Devices Meeting (IEDM)* 3.1.1-
339 3.1.4; <https://doi.org/10.1109/IEDM13553.2020.9371890>.

340 34 Dong, G. *et al.* Super-elastic ferroelectric single-crystal membrane with continuous
341 electric dipole rotation. *Science* **366**, 475 (2019).

342 35 Liu, Y., Huang, Y. & Duan, X. Van der Waals integration before and beyond two-
343 dimensional materials. *Nature* **567**, 323-333 (2019).