

Open access · Journal Article · DOI:10.1063/1.3090034

## High mobility holes in a strained Ge quantum well grown on a thin and relaxed Si0.4Ge0.6/LT-Si0.4Ge0.6/Si(001) virtual substrate — Source link

Maksym Myronov, David R. Leadley, Yasuhiro Shiraki

Institutions: University of Warwick

Published on: 04 Mar 2009 - Applied Physics Letters (American Institute of Physics)

Topics: Electron mobility, Quantum well and Substrate (electronics)

Related papers:

- An extremely high room temperature mobility of two-dimensional holes in a strained Ge quantum well heterostructure grown by reduced pressure chemical vapor deposition
- Strained Si/strained Ge dual-channel heterostructures on relaxed Si0.5Ge0.5 for symmetric mobility p-type and ntype metal-oxide-semiconductor field-effect transistors
- Revealing high room and low temperatures mobilities of 2D holes in a strained Ge quantum well heterostructures grown on a standard Si(001) substrate
- Ultra-High Hall Mobility (1 x 106 cm2V-1S-1) in a Two-Dimensional Hole Gas in a Strained Germanium Quantum Well Grown by Reduced Pressure CVD
- Strained Ge channel p-type MOSFETs fabricated on Si1-xGex/Si virtual substrates

Share this paper: 🚯 🎽 🛅 🗠



University of Warwick institutional repository: http://go.warwick.ac.uk/wrap

This paper is made available online in accordance with publisher policies. Please scroll down to view the document itself. Please refer to the repository record for this item and our policy information available from the repository home page for further information.

To see the final version of this paper please visit the publisher's website. Access to the published version may require a subscription.

Author(s): M. Myronov, D. R. Leadley, and Y. Shiraki Article Title: High mobility holes in a strained Ge quantum well grown on a thin and relaxed  $Si_{0.4}Ge_{0.6}/LT$ - $Si_{0.4}Ge_{0.6}/Si(001)$  virtual Year of publication: 2009 Link to published version: http://dx.doi.org/10.1063/1.3090034 Publisher statement: None

## High mobility holes in a strained Ge quantum well grown on a thin and relaxed $Si_{0.4}Ge_{0.6}/LT-Si_{0.4}Ge_{0.6}/Si(001)$ virtual substrate

M. Myronov,<sup>1,a)</sup> D. R. Leadley,<sup>1</sup> and Y. Shiraki<sup>2</sup>

<sup>1</sup>Department of Physics, The University of Warwick, Coventry CV4 7AL, United Kingdom <sup>2</sup>Advanced Research Laboratories, Musashi Institute of Technology, 8-15-1 Todoroki, Setagaya-ku, Tokyo 158-0082, Japan

(Received 6 October 2008; accepted 9 February 2009; published online 4 March 2009)

Epitaxial growth of a compressively strained Ge quantum well (QW) on an ultrathin, 345 nm thick,  $Si_{0.4}Ge_{0.6}/LT-Si_{0.4}Ge_{0.6}/Si(001)$  virtual substrate (VS) has been demonstrated. The VS, grown with a low temperature  $Si_{0.4}Ge_{0.6}$  seed layer on a Si(001) substrate, is found to be fully relaxed and the Ge QW is fully strained. The temperature dependence of Hall mobility and carrier density clearly indicates a two-dimensional hole gas in the Ge QW. At room temperature, which is more relevant for electronic devices applications, the samples show a very high Hall mobility of 1235 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> at a carrier density of  $2.36 \times 10^{12}$  cm<sup>-2</sup>. © 2009 American Institute of Physics. [DOI: 10.1063/1.3090034]

In recent years significant progress has been made toward increasing the room-temperature carrier mobility in a two-dimensional hole gas (2DHG) by using modulation doped (MOD) heterostructures with a compressively strained Ge quantum well (QW) that acts as a channel for mobile carriers. By growing with an intermediate relaxed SiGe buffer on an underlying Si(001) substrate, the strain narrows the band gap of Ge and causes the appearance of a QW in the valence band. Holes confined in the strained Ge QW then have a lower effective mass that increases their mobility. Reduction in the carrier's scattering factor also leads to enhanced mobility in this material system. Indeed, very high 2DHG mobilities in the range 2400–3100 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> with carrier densities of  $5-41 \times 10^{11}$  cm<sup>-2</sup> have become routinely achievable in 7.5–25 nm thick Ge QWs.<sup>1–3</sup>

Until now, very high mobility holes were only obtained in strained Ge QWs grown on relatively thick  $(1-8 \ \mu m)$ , high Ge content,  $Si_{1-x}Ge_x$  buffers.<sup>2,3</sup> However, the low thermal conductivity of undoped SiGe is a drawback for nanoscale metal oxide semiconductor field effect transistor (MOSFET) and modulation doped semiconductor field effect transistor (MODFET) device applications. At room temperature, the thermal conductivity of undoped Si<sub>0.3</sub>Ge<sub>0.7</sub> is over 12 times lower than that of Si.<sup>4</sup> This could lead to overheating of the material and result in degradation of nanoscale device performance, as demonstrated in an n-channel strained Si MODFET on a Si<sub>0.56</sub>Ge<sub>0.44</sub> buffer.<sup>5</sup> Therefore, a significant reduction in the SiGe buffer layer thickness is indeed required. Furthermore, thin SiGe buffers will have advantages for integration with other devices on a single chip. Moreover, none of the recently developed methods for fabricating thin SiGe/Si(001) virtual substrate (VS) has been able to demonstrate high mobility holes in a strained Ge QW.<sup>6</sup>

In this letter, we report the successful epitaxial growth of a compressively strained Ge QW on a recently developed ultrathin high Ge content relaxed SiGe/LT-SiGe/Si(001) VS.<sup>7</sup> This material system demonstrates excellent electronic and structural properties and has a high potential for future device applications.

The *p*-type Ge QW/Si<sub>0.4</sub>Ge<sub>0.6</sub>/LT-Si<sub>0.4</sub>Ge<sub>0.6</sub>/Si(001) MOD heterostructures were grown on Si(001) substrates by solid source molecular beam epitaxy (SS-MBE) in a commercial ultrahigh vacuum system. The samples were grown in a single process to the schematic design shown in Fig. 1 and consist of a 45 nm thick relaxed VS necessary to induce compressive strain in the Ge QW, on an underlying Si substrate. Prior to the growth ex situ substrate cleaning was performed in H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub> and diluted buffered HF solutions followed by in situ thermal cleaning at 750 °C. The VS substrates were grown by a variable temperature approach: an initial very thin (5 nm)  $Si_{0.4}Ge_{0.6}$  seeding layer was grown at a very low substrate temperature, followed by a 40 nm thick layer of the same Ge content grown at temperatures ramping up to 550 °C. After this the 300 nm thick Si<sub>0.4</sub>Ge<sub>0.6</sub> buffer layer was grown, for an accurate evaluation of threading dislocations density (TDD).

The active region of the heterostructure was grown onto a 345 nm thick VS and consists of an 8 nm undoped compressively strained Ge QW layer to contain the 2DHG, a 10 nm  $Si_{0.4}Ge_{0.6}$  undoped spacer layer, a 10 nm  $Si_{0.4}Ge_{0.6}$ 




FIG. 1. (Color online) Schematic design of p-Ge QW/  $Si_{0.4}Ge_{0.6}/LT$ - $Si_{0.4}Ge_{0.6}/Si(001)$  MOD heterostructure grown by SS-MBE.

0003-6951/2009/94(9)/092108/3/\$25.00

## 94, 092108-1

## © 2009 American Institute of Physics

Downloaded 30 Jun 2009 to 137.205.202.8. Redistribution subject to AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp

<sup>&</sup>lt;sup>a)</sup>Electronic mail: m.myronov@warwick.ac.uk.




FIG. 2. (Color online) HR-XRD (a) symmetric (004) and (b) asymmetric (224) RSMs showing peaks from the QW, VS, and Si(001) substrate.

B-doped supply layer, a 30 nm Si<sub>0.4</sub>Ge<sub>0.6</sub> undoped cap layer, and finally a 2 nm Si cap layer on the surface. The Ge QW layer is grown at 350 °C to retain the strain and to minimize Ge diffusion. The design of the MOD region was chosen to be similar to that of structures grown on thick buffers that previously demonstrated very high 2DHG mobility at both low and room temperatures,<sup>2</sup> in order to compare the quality of the thin Si<sub>0.4</sub>Ge<sub>0.6</sub>/LT-Si<sub>0.4</sub>Ge<sub>0.6</sub>/Si(001) VS and its effect on the transport properties of the 2DHG in the Ge QW.

The Ge content and degree of relaxation of the grown epilayers were obtained by high resolution x-ray diffraction (HR-XRD) carried out at room temperature using a Philips XPert MRD system. In order to determine the lattice parameters of the SiGe and Ge layers, symmetric (004) and asymmetric (224) reciprocal space mapping (RSM) measurements were performed (Fig. 2). The (004) RSM consists of three peaks corresponding to the Si(001) substrate, Si<sub>0.4</sub>Ge<sub>0.6</sub> buffer layers, and Ge QW layer. The Si diffraction peak is narrow and symmetrical, which indicates a defect-free crystal, but the peak associated with relaxed Si<sub>0.4</sub>Ge<sub>0.6</sub> layer is broadened along  $Q_x$  axis, which is a sign of some imperfection of a crystal quality, such as mosaicity, due to the presence of defects. We assume this broadening is associated




FIG. 3. (Color online) A typical  $10 \times 10 \ \mu m$  AFM image of the heterostructure surface with a rms surface roughness of 1.2 nm.

with the expected dislocations in the  $Si_{0.4}Ge_{0.6}/LT$ - $Si_{0.4}Ge_{0.6}$ layers of the VS. Analysis of the (004) RSM did not reveal any tilt of the SiGe epilayers relative to the Si(001) substrate, which is a common feature of thick graded SiGe buffers. Thus, corrections to the (224) RSM were unnecessary and the data can be analyzed as they are. The (224) RSM in Fig. 2(b) also consists of three peaks originating from the same layers. The solid lines labeled "fully strained" and "fully relaxed" show the theoretical peak positions for a fully strained  $Si_{1-r}Ge_r$  layer grown on Si(001) substrate and a fully relaxed one, respectively, for the full range x of Ge compositions. It is clearly seen that the Si<sub>0.4</sub>Ge<sub>0.6</sub> layer is fully relaxed and analysis of the HR-XRD data confirms x=0.60 in this layer. The 8 nm Ge QW layer was similarly shown to be under full compressive strain. Measurements across the wafer showed no variation in Ge composition and relaxation within the experimental error.

The surface morphology of the samples was examined by atomic force microscopy (AFM) at room temperature with a Digital Instruments Multimode SPM Nanoscope IIIa in tapping mode. A typical  $10 \times 10 \ \mu m$  AFM image is shown in Fig. 3. Analysis of the AFM images obtained from various places on the wafer indicates a relatively low rms surface roughness of 1.2 nm. It is interesting to point out that the typical cross-hatch surface pattern, associated with thick graded SiGe buffers grown on Si, is *not* visible in these samples. The crosshatch is associated with variation in strain across the surface, due to strain fields arising from the inhomogeneous distribution of misfit dislocations, and its absence is a good characteristic feature of these thin VSs grown by the variable temperature technique.

Wet chemical etching, using diluted Schimmel and iodine etchants,<sup>8</sup> was used to reveal etch pits, which are typically associated with the surface termination of threading dislocations. The etch pit density, and hence TDD, was counted with the help of optical microscopy. An average TDD of  $3.4 \times 10^5$  cm<sup>-2</sup> was found, which is extremely low for thin, fully relaxed, high Ge content VSs on Si(001).

The 2DHG Hall mobility and sheet carrier density in the MOD heterostructure were obtained by a combination of resistivity and Hall effect measurements in the dark on a mesa-etched Hall-bar in the temperature range 3–300 K. At

Downloaded 30 Jun 2009 to 137.205.202.8. Redistribution subject to AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp




FIG. 4. (Color online) Temperature dependence of the Hall mobility and sheet carrier density of the *p*-Ge  $QW/Si_{0.4}Ge_{0.6}/LT-Si_{0.4}Ge_{0.6}/Si(001)$  MOD heterostructure.

3 K the 2DHG Hall mobility and carrier density are 6360 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> and  $1.21 \times 10^{12}$  cm<sup>-2</sup>, respectively. Figure 4 shows that the Hall mobility and carrier density saturate below 50 K, which clearly indicates the presence of a 2DHG in the strained Ge QW and the absence of parallel conductions in the B-doped and Si<sub>0.4</sub>Ge<sub>0.6</sub> layers. On increasing the temperature to 293 K the sheet carrier density increases due to the activation of parallel conduction in these layers. By contrast, the Hall mobility decreases with increasing temperature due both to an increase in acoustic and optical-phonon scattering and the lower mobility of these additional carriers in the parallel conduction channels. At 293 K the Hall mobility and carrier density are measured as 1235 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> and  $2.36 \times 10^{12}$  cm<sup>-2</sup>, respectively.

It is well established that the main sources of carrier scattering in SiGe heterostructures, responsible for the degradation of the mobility at low temperatures, are a high density of defects and high interface/surface roughness. Hence, we might have expected the low TDD and very low rms surface roughness measured in these samples to result in a higher low-temperature hole mobility than we measure, given that a 2DHG mobility of 15 770  $\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  was obtained in a similar 7.5 nm Ge QW sample grown on much thicker (1100 nm) SiGe/Si(001) VS that had a much higher TDD of  $\sim 3 \times 10^7$  cm<sup>-2</sup> and a much larger rms surface roughness of  $\sim 7$  nm.<sup>2,9</sup> We can speculate that the reason for the lower than expected low-temperature 2DHG mobility could be the proximity of the Ge QW to the Si<sub>0.4</sub>Ge<sub>0.6</sub>/LT-Si<sub>0.4</sub>Ge<sub>0.6</sub> region of the VS, which could contain some amount of misfit dislocations and point defects that could be sources of remote scattering for the holes in the Ge QW. Some degradation of the mobility may also occur because the carriers are confined against the rougher top interface of the Ge QW, since the present structures are MOD only from above the QW rather than from bottom side.<sup>2</sup>

By contrast, at room temperature the mobility is mainly limited by phonon scattering and will not be significantly affected by the low TDD and high quality interfaces.<sup>9,10</sup> Indeed, the measured room-temperature Hall mobility exceeds the value of  $1110 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  reported for the similar 7.5 nm Ge QW structure grown on the thicker VS mentioned previously.<sup>2</sup> However, conventional resistivity and Hall effect measurements only yield the averaged density and mobility of carriers that exist not only in the QW but also in the other parallel conducting layers, e.g., the doped supply layer, the buffer layer, the substrate, and their interfaces. The transport properties of the various carriers can be separated using the technique of mobility spectrum analysis.<sup>11</sup> Using this technique, a very high room-temperature drift mobility of 2540 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> was obtained for the 7.5 nm Ge QW structure of Ref. 2 and this will be used to extract the room-temperature transport properties of just the 2DHG in the 8 nm Ge QW of these samples in the future.

In conclusion, the results obtained demonstrate the suitability of the proposed 345 nm thin  $Si_{0.4}Ge_{0.6}$ / LT-Si<sub>0.4</sub>Ge<sub>0.6</sub>/Si(001) VS for use in high mobility strained Ge QW heterostructures. A very low TDD of 3.4  $\times 10^5$  cm<sup>-2</sup> and a very low rms surface roughness of 1.2 nm were measured for *p*-type Ge MOD heterostructures grown on these buffers. HR-XRD shows that the VS is fully relaxed and the 8 nm Ge QW layer is fully strained. Furthermore, the temperature dependence of the Hall mobility and carrier density clearly indicates the existence of a high mobility 2DHG in the Ge QW. At room temperature, which is more relevant for MOSFET and MODFET devices applications, the samples show a very high Hall mobility of 1235 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> at a carrier density of  $2.36 \times 10^{12}$  cm<sup>-2</sup>. These results exhibit a huge potential for further applications of such a material system for p-MOSFET and p-MODFET devices on Si(001) or SOI(001) substrates.

- <sup>1</sup>M. Myronov, K. Sawano, Y. Shiraki, T. Mouri, and K. M. Itoh, Appl. Phys. Lett. **91**, 082108 (2007); H. von Kanel, D. Chrastina, B. Rossner, G. Isella, J. P. Hague, and M. Bollani, Microelectron. Eng. **76**, 279 (2004); R. J. H. Morris, T. J. Grasby, R. Hammond, M. Myronov, O. A. Mironov, D. R. Leadley, T. E. Whall, E. H. C. Parker, M. T. Currie, C. W. Leitz, and E. A. Fitzgerald, Semicond. Sci. Technol. **19**, L106 (2004).
- <sup>2</sup>M. Myronov, T. Irisawa, O. A. Mironov, S. Koh, Y. Shiraki, T. E. Whall, and E. H. C. Parker, Appl. Phys. Lett. 80, 3117 (2002).
- <sup>3</sup>H. von Kanel, M. Kummer, G. Isella, E. Muller, and T. Hackbarth, Appl. Phys. Lett. **80**, 2922 (2002).
- <sup>4</sup>E. Kasper and K. Lyutovich, *Properties of Silicon Germanium and SiGe: Carbon* (INSPEC, London, 2000), p. 358.
- <sup>5</sup>T. Hackbarth, H. J. Herzog, K. H. Hieber, U. Konig, M. Bollani, D. Chrastina, and H. von Kanel, Appl. Phys. Lett. **83**, 5464 (2003).
- <sup>6</sup>B. Hollander, S. Mantl, R. Liedtke, S. Mesters, H. J. Herzog, H. Kibbel, and T. Hackbarth, Nucl. Instrum. Methods Phys. Res. B **148**, 200 (1999); M. Bauer, K. Lyutovich, M. Oehme, E. Kasper, H. J. Herzog, and F. Ernst, Thin Solid Films **369**, 152 (2000).
- <sup>7</sup>M. Myronov and Y. Shiraki, Jpn. J. Appl. Phys., Part 1 46, 721 (2007).
- <sup>8</sup>H. C. Luan, D. R. Lim, K. K. Lee, K. M. Chen, J. G. Sandland, K. Wada, and L. C. Kimerling, Appl. Phys. Lett. **75**, 2909 (1999).
- <sup>9</sup>M. Myronov, K. Sawano, and Y. Shiraki, Appl. Phys. Lett. **88**, 252115 (2006).
- <sup>10</sup>M. Myronov, T. Irisawa, S. Koh, O. A. Mironov, T. E. Whall, E. H. C. Parker, and Y. Shiraki, J. Appl. Phys. **97**, 083701 (2005).
- <sup>11</sup>S. Kiatgamolchai, M. Myronov, O. A. Mironov, V. G. Kantser, E. H. C. Parker, and T. E. Whall, Phys. Rev. E **66**, 036705 (2002).