

# Highly-scaled and fully-integrated 3-dimensional ferroelectric transistor array for hardware implementation of neural networks

Received: 20 September 2022

Ik-Jyae Kim<sup>1</sup>, Min-Kyu Kim<sup>1</sup> & Jang-Sik Lee<sup>1</sup>✉

Accepted: 20 January 2023

Published online: 31 January 2023

 Check for updates

Hardware-based neural networks (NNs) can provide a significant breakthrough in artificial intelligence applications due to their ability to extract features from unstructured data and learn from them. However, realizing complex NN models remains challenging because different tasks, such as feature extraction and classification, should be performed at different memory elements and arrays. This further increases the required number of memory arrays and chip size. Here, we propose a three-dimensional ferroelectric NAND (3D FeNAND) array for the area-efficient hardware implementation of NNs. Vector-matrix multiplication is successfully demonstrated using the integrated 3D FeNAND arrays, and excellent pattern classification is achieved. By allocating each array of vertical layers in 3D FeNAND as the hidden layer of NN, each layer can be used to perform different tasks, and the classification of color-mixed patterns is achieved. This work provides a practical strategy to realize high-performance and highly efficient NN systems by stacking computation components vertically.

Neural networks (NNs) have made unprecedented improvements in intelligent tasks such as image and speech recognition<sup>1,2</sup>. However, with the current von Neumann-based hardware, the energy efficiency of NNs is limited by the data transfer process between the memory and processor units<sup>2</sup>. In-memory computing, in which computation is performed at the data storage, has been proposed to accelerate the speed of NN computation and address the von Neumann bottleneck<sup>3,4</sup>. Vector-matrix multiplication (VMM), which requires the multiplication of two numbers, is one of the main functions for the implementation of NN<sup>5,6</sup>. Previously, for the hardware implementation of VMM, a complex device structure with multiple adders was used, but after the emergence of artificial synapses, a new concept for VMM operation was proposed<sup>1,3,7,8</sup>. In artificial synapses, multiplication operations can be done by using Ohm's law, which results in faster operation speed and lower energy consumption<sup>5,6</sup>. Also, the accumulation processes can be done by using Kirchhoff's law<sup>5</sup>.

To implement the VMM operation, emerging two-terminal memories such as phase-change memory and resistive-switching memory have been investigated as artificial synapses<sup>9–14</sup>. Several NN models

have been demonstrated using two-terminal memories. These emerging memory technologies successfully demonstrated neuromorphic characteristics and the NNs were implemented in a crossbar array structure, which has a potential for high-density arrays. However, additional access devices are required to reduce the leakage current in array structures to achieve accurate weight update and read processes<sup>3,10,15,16</sup>. As a memory cell can contain a single weight value to perform the designated tasks, additional memory elements or arrays are required when NNs are implemented in an array structure because different tasks such as feature extraction, error calculation, and classification should be done in different memory elements for parallel operations. Thus, the required number of memory arrays and chip size should be further increased for the implementation of complex NN models which contain multiple layers. One of the solutions for this issue can be the use of three-dimensional (3D) memory structures, which can stack the memory elements without increasing the area of the chip<sup>17,18</sup>. Alternatively, there are approaches using conventional memory devices such as NOR flash, NAND flash, and AND flash to implement NNs<sup>19–22</sup>. The flash memories based on the charge-trapping

<sup>1</sup>Department of Materials Science and Engineering, Pohang University of Science and Technology (POSTECH), Pohang 37673, Republic of Korea.

✉ e-mail: [jangsik@postech.ac.kr](mailto:jangsik@postech.ac.kr)

mechanism are one of the promising candidates for neuromorphic applications due to their high memory density and mature technology. However, as the neuromorphic applications require frequent updates of the synaptic weight (i.e., state) of the memory cells, NNs based on flash memories are only applicable for limited applications due to their high operation voltage and long latency<sup>23,24</sup>. Thus, further investigations for high-performance and 3D-compatible memory elements are required to develop hardware-based NNs.

The hafnia-based ferroelectric transistor is recently proposed as a promising candidate for next-generation memory devices including artificial synapses<sup>15,24–36</sup>. The hafnia-based ferroelectric transistor operates similarly to conventional charge-trap flash memory devices, where the threshold voltage ( $V_{th}$ ) can be tuned with applied gate voltages. In ferroelectric transistors, the  $V_{th}$  can be modulated by switching the polarization state of the ferroelectric layer, which can be done with faster speed and lower operation voltage compared to the charge-trap flash memory devices. The lower write voltage and faster operation speed of hafnia-based ferroelectric transistors than conventional charge-trap flash memory devices can be advantageous for neuromorphic applications<sup>24,37</sup>. By delicately controlling the polarization state of the ferroelectric layer, hafnia-based ferroelectric transistors show multilevel characteristics with high stability, which is favored in VMM operations<sup>31,38,39</sup>. Also, ferroelectric transistors have the potential to be adopted in high-density 3D NNs due to their high scalability and CMOS-compatibility. The high scalability of hafnia-based ferroelectrics can be advantageous for 3D memory applications<sup>40,41</sup>. Recent research demonstrated that hafnia-based ferroelectrics could be operated with a thickness under a few nanometers<sup>42–44</sup>.


In this work, we experimentally demonstrate an in-memory computable 3D ferroelectric NAND (FeNAND) array that utilizes a nanoscale vertical ferroelectric thin-film transistor (FeTFT) as a

memory cell. We first propose a trench-based 3D array structure for FeTFTs, which has the potential to realize high-density hardware-based NNs. VMM operation is successfully demonstrated using the fabricated 3D FeNAND. We also show that the fabricated 3D FeNAND network can perform the accurate classification of patterns with a size of  $4 \times 2$  pixels. Based on the experimental results, we also demonstrate that the proposed 3D FeNAND network can classify hand-written digit images with a high accuracy of 93.8%. Finally, by assigning each layer of 3D FeNAND to classify red, green, and blue colors, we show that the 3D FeNAND can perform a perfect classification of color-mixed patterns. This work presents a practical strategy to realize high-performance neuromorphic hardware systems based on 3D FeNAND.

## Results


### Fabrication and characterization of 3D FeNAND

The 3D FeNAND arrays with metal-ferroelectric-semiconductor-structured memory cells were fabricated using photolithography and the lift-off method (Supplementary Fig. 1)<sup>24,41</sup>. First, TiN word lines (WLs) and  $\text{SiO}_2$  layers were alternately deposited. Then, WL stacks were partially dry-etched to form trench-based structures. The  $\text{HfZrO}_x$  and Mo were used as ferroelectric gate insulating layer and source/bit-line (SL/BL) electrodes, respectively. Oxide semiconductor  $\text{InZnO}_x$  layers were used as a channel (Fig. 1a). The fabricated 3D FeNAND had three layers, and eight memory cells were positioned at each layer (Fig. 1b, c). The device structure and thickness of each layer were confirmed using transmission electron microscopy (TEM). The thickness of the TiN gate electrode and the width of the  $\text{InZnO}_x$  channel were 10 nm and 500 nm, respectively, leading to an effective cell area of  $0.005 \mu\text{m}^2$  (Fig. 1d, e). The thickness of the  $\text{HfZrO}_x$  and  $\text{InZnO}_x$  layers were 24 nm and 20 nm, respectively (Supplementary Fig. 2). Moreover, the crystal structure of the  $\text{HfZrO}_x$ , which was deposited on the



**Fig. 1 | Demonstration of 3D ferroelectric NAND (FeNAND) using nanoscale vertical ferroelectric thin-film transistors (FeTFTs).** **a** Optical image of the 3D FeNAND using nanoscale vertical FeTFTs. **b** Schematic illustration of 3D FeNAND (left) and cross-sectional view of 3D FeNAND with an effective channel area of

$0.005 \mu\text{m}^2$ . The thickness of TiN word-line (WL) and width of  $\text{InZnO}_x$  channel were 10 nm and 500 nm, respectively. **c** Equivalent circuit of the fabricated 3D FeNAND array. **d** Transmission electron microscope (TEM) image of the trench-based structure of 3D FeNAND array. **e** TEM image of  $\text{SiO}_2/\text{TiN}/\text{SiO}_2$  WL stack.



**Fig. 2 | Operation characteristics of 3D FeNAND.** **a** Equivalent circuits of 3D FeNAND and program operation.  $V_{\text{PGM}}$ ,  $V_{\text{PASS}}$ , and  $V_{\text{inhibit}}$  stand for program, pass, and inhibit voltages, respectively. **b**  $I_{\text{BL}}-V_{\text{WL}}$  curves of the selected memory cell and WL-sharing memory cell after erase and program operations. The program of the WL-sharing memory cell is prevented by the program-inhibit operation. The

program-inhibit pulse with an amplitude of  $V_{\text{inhibit}} = 2.5\text{ V}$  is used for program-inhibit operation. **c**  $I_{\text{BL}}-V_{\text{WL}}$  characteristics of memory cells in programmed and erased states. **d**  $V_{\text{th}}$  distribution of 24 memory cells in programmed and erased states.

sidewall, was confirmed using TEM (Supplementary Fig. 3). The interatomic distance of  $\text{HfZrO}_x$  was about 0.294 nm, which corresponds to the interatomic distance of (111) orthorhombic phase of  $\text{HfZrO}_x$ <sup>45</sup>. The trench-based vertical structure of the proposed 3D FeNAND can lead to higher memory density compared to gate-all-around (GAA) structures. When similar device dimensions are considered, the trench-based vertical structure can achieve double memory density compared to the GAA structure<sup>46</sup>. For example, in three WL stacks, three memory cells can be formed by a single etch hole in the GAA structure. For trench-based vertical structures, total six memory cells can be formed by a single etching. The electrical characteristics of 3D FeNAND memory cells were investigated under ambient conditions. The transfer characteristic of the 3D FeNAND memory cell located at the middle layer (WL1) was analyzed. By sweeping the WL voltage ( $V_{\text{WL}}$ ) between  $-6$  and  $6\text{ V}$  to the selected cell while applying a pass voltage ( $V_{\text{PASS}}$ ) of  $2\text{ V}$  to the WLs of unselected cells, an n-type transfer characteristic with anticlockwise hysteresis was observed (Supplementary Fig. 4). This anticlockwise hysteresis is originated from the polarization switching of the ferroelectric  $\text{HfZrO}_x$  layer, and this property can be utilized for the program and erase operations in memory devices. Also, we considered the series resistance of the channel to project the maximum number of stacks. Based on the on- and off-state resistance of 3D FeNAND memory cells, more than ten times difference in string current is expected when 200 memory cells are vertically stacked in the proposed structure in the worst case. We believe much higher stacking will be possible by improving the channel mobility as well as the on-current characteristics of oxide semiconductors by optimizing the process parameters and/or adopting new channel materials. To avoid charge-trapping due to large sweep range of

$V_{\text{WL}}$ , further measurements were done using voltage pulses, except the small read voltage for estimation of  $V_{\text{th}}$ .

In the proposed 3D FeNAND structure, unwanted programming may occur in memory cells that share the same WL with the selected memory cell during program operation. To prevent unwanted programming in unselected cells, a program-inhibit operation method was used (Fig. 2a). As an example, memory cells that shared the same WL were selected as programmed and program-inhibited cells, respectively. Before program operation, all memory cells in 3D FeNAND were erased by applying an erase pulse with an amplitude of  $-5\text{ V}$  and a width of  $10\text{ ms}$  to the selected WL while  $0\text{ V}$  was applied to the BLs and SL. Then, the selected memory cell was programmed by applying a program pulse with an amplitude of  $4\text{ V}$  and a width of  $10\text{ ms}$  to the selected WL. During the programming of the selected cell, the unwanted programming of the memory cell which shared the same WL was inhibited by applying program-inhibit pulses with an amplitude of  $2.5\text{ V}$  and a width of  $30\text{ ms}$  to BL.  $V_{\text{PASS}}$  of  $2\text{ V}$  and a width of  $30\text{ ms}$  was applied to unselected WLs. After erase and program operations, the states of memory cells were confirmed by sweeping  $V_{\text{WL}}$  from  $0\text{ V}$  to  $-3\text{ V}$ . During these operations, programming of only the selected memory cell was achieved and the unwanted programming of the memory cell that shared the same WL was inhibited by program-inhibit operation (Fig. 2b). The proposed program-inhibit method was further analyzed using memory cells in each layer of the 3D FeNAND (Supplementary Fig. 5). First, all memory cells were erased by applying an erase pulse with an amplitude of  $-5\text{ V}$  and a width of  $10\text{ ms}$  to the WLs, while  $0\text{ V}$  was applied to the BLs and SL. Subsequently, the selected cells in WL0, WL1, and WL2 were sequentially programmed while the programming of other cells which shared the

same WL was inhibited. After the erase and program operations, the states of memory cells were confirmed by sweeping  $V_{WL}$  from 0 V to  $-3$  V. Using the program-inhibit method, the programming of the unselected cell was prevented. When a program-inhibit voltage with an amplitude of 2.5 V was applied to the BL, the channel potential of the nearest transistor (i.e., WL2) could be increased to 2.5 V. If the selected cell is in the WL2 layer, the program of the unselected cell that shares WL2 can be effectively prevented because the effective  $V_{WL}$  will be 1.5 V, which will not change the state of the 3D FeNAND memory cells. The program-inhibit efficiency can be decreased when lower cells should be inhibited because of the series resistance from the channel layers in highly stacked FeNANDs. The problem can be solved using diverse methods. First, the development of an optimized program-inhibit scheme can increase program-inhibit efficiency in highly stacked FeNANDs. For instance, increasing the program-inhibit voltage for cells positioned at lower WLs can be a viable solution. For ultra-high-density FeNANDs, select transistors (i.e., ground select line and string-select line) can be used for program-inhibit operations currently used in commercialized NAND flash memory devices, such as global and local self-boosted program-inhibit operations<sup>47,48</sup>. When the string-select line and ground select line are used, the program-inhibit can be achieved by applying program-inhibit voltage to BL, and turning off both select transistors. Once both select transistors are turned off, the channel is a floating node. At this point, when  $V_{WL}$  is increased, the potential of the channel will also be increased because of the capacitance coupling<sup>47</sup>. Owing to the small difference between the increased channel potential and  $V_{WL}$ , the program-inhibit of the 3D FeNAND with select transistors can be achieved. Thus, for highly stacked 3D FeNANDs, select transistors can be used for program-inhibit operations.

The switching characteristics of 3D FeNAND memory cells were verified by applying voltage pulses with different amplitudes to the selected WL while applying a  $V_{PASS} = 2$  V to unselected WLs. The  $V_{th}$  of the memory cell was changed with increasing pulse amplitudes (Supplementary Fig. 6). With an amplitude of 6 V, the device showed a clear  $V_{th}$  shift with a pulse width of 50 ns, and the device could be switched to a programmed state with a pulse width of 100 ns. To confirm the reliability of the 3D FeNAND, we investigated the data retention and endurance characteristics (Supplementary Fig. 7). For data retention characteristics, triangular program/erase pulses with an amplitude of  $\pm 4$  V and pulse width of 10  $\mu$ s were used for the program and erase operation, respectively. The states of the device were retained for  $10^6$  s at room temperature without failure. The endurance characteristics of the device were investigated by applying triangular program (4 V, 10  $\mu$ s) and erase ( $-4$  V, 10  $\mu$ s) pulses. The  $V_{th}$  of the device was confirmed by sweeping  $V_{WL}$  from 0 to  $-3$  V. The device showed stable switching characteristics for  $10^6$  cycles. The device-to-device uniformity of 3D FeNAND memory cells was also characterized (Fig. 2c). The BL current ( $I_{BL}$ ) of the devices were measured after erase and program operations by sweeping  $V_{WL}$  from 0 V to  $-3$  V. The erase and program operations were done by applying erase ( $-5$  V, 10 ms) and program (5 V, 10 ms) pulses to the selected WLs, respectively. All devices showed a clear  $V_{th}$  shift to negative direction after program operation and the  $V_{th}$  at programmed and erased states were similar with a small distribution (Fig. 2d). The  $V_{th}$  shift to negative direction after applying positive  $V_{WL}$  indicated that ferroelectric polarization switching of the HfZrO<sub>x</sub> layer affected the device properties<sup>27,30,31</sup>. In addition, device-to-device variations of 3D FeNAND memory cells were further investigated. To evaluate the device-to-device variation,  $I_{BL}$ - $V_{WL}$  curves at programmed and erased states were measured for 100 memory cells in 3D FeNAND. The memory cells showed similar  $I_{BL}$ - $V_{WL}$  characteristics, which confirmed the uniformity of the proposed 3D FeNAND (Supplementary Fig. 8). Furthermore, multilevel characteristics are

required to realize neuromorphic properties in ferroelectric transistors. Using program pulses with different amplitudes,  $V_{th}$  tuning characteristics of the memory cell in 3D FeNAND were demonstrated (Supplementary Fig. 9). First, the memory cell was erased by applying an erase pulse ( $-5$  V, 10 ms). After that, program pulses with different amplitudes of 3.5 V, 4 V, and 5 V were applied. As the amplitude of program pulses increased,  $I_{BL}$ - $V_{WL}$  curves shifted in a negative direction. The memory cell in 3D FeNAND showed four different  $V_{th}$  levels for ten cycles using program pulses with different amplitudes. As the effective cell area of the 3D FeNAND memory cell is 0.005  $\mu$ m<sup>2</sup>, it is estimated that at least 50 grains are incorporated in the effective cell area of the device<sup>49,50</sup>. Thus, stable multilevel characteristics can be achieved due to the partial polarization characteristics of the HfZrO<sub>x</sub> layer<sup>51,52</sup>. These results indicated that our devices have potential as memory devices with multilevel data storage capability. Because the trench-based 3D FeNAND structure can achieve higher memory density than GAA structures and the effective cell area of 3D FeNAND can be scaled down to 0.005  $\mu$ m<sup>2</sup>, the proposed 3D FeNAND can also be used as high-density memory devices. The experimental demonstrations of 3D FeNAND array operation containing program-inhibit operation, selective program, and multilevel data storage capability confirm the feasibility of 3D FeNAND for advanced memory applications.

### NN based on 3D FeNAND


For the implementation of NNs, the electrical characteristics of the artificial synapse (i.e., potentiation/depression) as well as the structural/operational characteristics of the array should be considered. The performance of the artificial synapse affects the accuracy of the NN, and the array should be able to perform VMM operation for the implementation of NNs. The device conductance of ferroelectric memory cells can be precisely tuned by controlling the partial polarization characteristics, which can be obtained by adjusting the amplitude of  $V_{WL}$ . To identify the gradual conductance tunability of 3D FeNAND memory cells, potentiation and depression characteristics were investigated (Fig. 3a). For potentiation and depression, voltage pulses with incremental amplitudes and a width of 10 ms were applied to the selected WL, and the selected BLs were set to 0 V. The amplitudes of the potentiation and depression pulses increased from 2.5 to 3.74 V in a 40 mV step and from  $-3.5$  to  $-4.74$  V in a  $-40$  mV step, respectively. Program-inhibit pulses with a width of 30 ms were applied to unselected BLs and SL. The amplitudes of the program-inhibit pulses for potentiation and depression operations were set to 2.0 V and  $-2.0$  V, respectively. The conductance of the devices was confirmed by measuring the  $I_{BL}$  while a read voltage of 0.1 V was applied to the selected SL (Fig. 3b). The linearity of the potentiation and depression characteristics was evaluated using the following equations<sup>27,31,53,54</sup>,

$$G_{pot} = B \left( 1 - e^{-\frac{P}{A_{pot}}} \right) + G_{min} \quad (1)$$

$$G_{dep} = -B \left( 1 - e^{-\frac{P-P_{max}}{A_{dep}}} \right) + G_{max} \quad (2)$$

$$B = (G_{max} - G_{min}) / \left( 1 - e^{-\frac{P_{max}}{A_{pot,dep}}} \right) \quad (3)$$

where  $G_{pot}$  and  $G_{dep}$  are the conductance after potentiation and depression, respectively.  $P$  and  $P_{max}$  are the number of pulses and the maximum number of pulses, respectively.  $G_{max}$  and  $G_{min}$  are the maximum and minimum conductance, respectively<sup>53,54</sup>. In this equation,  $A_{pot}$  and  $A_{dep}$  represent the linearity of the potentiation and depression characteristics, respectively. By utilizing the equation, the



**Fig. 3 | Demonstration of vector-matrix multiplication (VMM) using 3D FeNAND.** **a** Weight update and read operation method for 3D FeNAND cell. For potentiation and depression operations, voltage pulses with incremental amplitudes were applied to the selected WL, and the selected BL was set to 0 V. Program-inhibit pulses with incremental amplitudes were applied to unselected BLs. The conductance of the devices was confirmed by measuring the current of the selected BL. **b** Potentiation and depression characteristics of 3D FeNAND cell. **c** Equivalent

circuits (left) and schematic illustration (right) of VMM operation. Input voltages were applied to BLs and the product of VMM operation was measured at SLs. The output currents summed at the SLs were equal to the product of the input voltage applied to BLs and the conductance of memory cells. **d** Measured  $I_{SL}$  after VMM operation. BL voltages ( $V_{BL0}$  and  $V_{BL1}$ ) were used as the input vector and conductance values of ferroelectric memory cells were used as the weight matrix. The measured  $I_{SL}$  showed the summed output depending on the value of the input  $V_{BL}$ .

3D FeNAND memory cell showed high linearity of  $A_{pot} = 0.9842$  and  $A_{dep} = 1.0125$ . Linear and symmetric potentiation and depression characteristics of the selected memory cell were achieved, which showed that the conductance of memory cells could be precisely tuned in highly scaled dimensions. In this work, the weights of memory cells were controlled using a pulse scheme with incremental pulse amplitudes. The use of an incremental pulse scheme can increase training time and power consumption due to the additional read process before weight updates. However, highly linear weight update characteristics can be achieved using incremental pulse schemes, which are required to achieve high recognition accuracy in neuro-morphic applications<sup>27</sup>.


In in-memory computing technology, VMM is one of the most important functions required to implement a NN<sup>5,6</sup>. The VMM operation can be achieved in 3D FeNAND by simple methods. When input voltages are applied to each BL, the output current summed at the SL ( $I_{SL}$ ) is equal to the voltage multiplied by the conductance of each memory cell. Thus, in a 3D FeNAND array, each VMM operation uses the weights of the selected memory cells (Fig. 3c)<sup>33,55</sup>. The output  $I_{SL}$  is given by the product of the input  $V_{BL}$  matrix and conductance matrix,

$$I_{SLj} = \sum_{i=1}^n V_{BLi} W_{ij} \quad (4)$$

where  $W_{ij}$  is the weight of the ferroelectric memory cells connected to  $V_{BLi}$  and  $I_{SLj}$ . We considered a VMM operation with four ferroelectric memory cells. An experimental demonstration of VMM operation was done using programming two memory cells and erasing other memory cells.  $V_{BL}$  from 0.2 V to 1 V with a step of 0.2 V was applied to the BLs while setting the cells of all other layers to the highly conductive state by applying  $V_{PASS}$  of 2 V to those WLs. The cell currents were collected at the SL. The measured output  $I_{SL}$  showed summed outputs depending on the value of input  $V_{BL}$ , which showed the VMM operation capability of the suggested 3D FeNAND (Fig. 3d). The uniformity of VMM operation was also investigated (Supplementary Fig. 10). Four

different 3D FeNANDs were used, and the output  $I_{SL}$  was measured under different  $I_{BL}$  values using the same method described above. The VMM outputs from different 3D FeNANDs were similar, which showed the reliability of VMM operation in nanoscale 3D FeNANDs. The reliability issues in ferroelectric transistors are originated from the degradation of the interfacial layer formed between HfZrO<sub>x</sub> and the channel layer<sup>24,28,56,57</sup>. Utilization of oxide semiconductor channels can lead to an interfacial layer-free channel/HfZrO<sub>x</sub> stack, which can improve the uniformity of the FeTFTs.

The multilayer perceptron (MLP) 3D FeNAND network was trained for the classification of a custom 2-class benchmark, which was comprised of a total of 20 training patterns with a size of  $4 \times 2$ -pixel. Black and white pixels were used, and black pixels in the same row represented a line (Fig. 4a, b)<sup>58</sup>. For the neuron output, operational amplifiers (op-amps) were connected to the SLs. The op-amps were used to convert the output current into the neuron output voltage (Supplementary Fig. 11)<sup>59,60</sup>. Two inverting op-amp circuits were used, and the first and second inverting circuits were utilized as the summation and activation layers, respectively. Before the training, the synaptic weights for pattern classification were calculated using the software-implemented network based on Python. Then, the calculated synaptic weights were imported to the weights of the 3D FeNAND memory cells<sup>53,58,60–62</sup>. The calculated synaptic weights were imported into the hardware by tuning the conductance of 3D FeNAND memory cells to the desired values using a write-and-verify method and the output current was measured at each string and summed. After training, the pattern classification was demonstrated. When input pattern 1, where black pixels were positioned at the top, was applied to the device the neuron output voltage of  $8 \times 10^{-3}$  V was observed (Fig. 4c). Moreover, when a single black pixel was flipped to a white pixel, a similar neuron output voltage was observed. However, with pattern 2, where black pixels were positioned at the bottom, the neuron output voltage was  $1 \times 10^{-4}$  V. The large difference in neuron output voltage under different patterns showed that the 3D FeNAND could classify the black and white pixels. Thus, it was shown that by using 3D FeNAND, the black and white pixels with



**Fig. 4 | Image classification using 3D FeNAND array.** **a** Example of training and test pattern set. Two-class image set which was comprised of a total of 20 training images of black and white patterns representing line patterns with a size of  $4 \times 2$  pixels was used as a training and test image set. **b** Schematic illustration of binary image classification using 3D FeNAND. The value of each pixel in the input image was converted into voltages of 0 (black) or 1 V (white) and assigned to each BL in the 3D FeNAND array. The output  $I_{SL}$  was measured and used as the input for neurons (op-amp). **c** Neuron output voltages with different input patterns. The 3D FeNAND only showed a high output voltage when the black line was positioned over the

white line. **d** Neuron output voltages according to repetitive input patterns. Pattern 1 (black line positioned over the white line) and pattern 2 (white line positioned above the black line) were used as input patterns. **e** Schematic illustration of MLP network for classification of MNIST hand-written digit images. 400 elements that corresponded to the number of pixels of input images ( $20 \times 20$ ) were used as the input and 100 hidden- and 10 output neurons were used for classification. **f** Comparison of simulated accuracies of MLP network based on 3D FeNAND and that based on ideal devices.


different positions could be classified. Furthermore, the neuron output under repetitive inputs was investigated (Fig. 4d). For the same pattern, the neuron output was the same and clear differences were observed when different patterns were used as the input. Thus, the structural and operational feasibility of 3D FeNAND to perform classifications was confirmed using patterns with a pixel size of  $4 \times 2$ . Further optimization of the channel layer or use of oxide semiconductors with high mobility can result in stable VMM operations in highly stacked 3D FeNAND by decreasing the series resistance from channel layers.

Simulations based on the operation characteristics of 3D FeNAND were performed to confirm its performance when high-density 3D FeNAND is developed. The classification ability of the 3D FeNAND was further investigated using a Python-based simulation tool. An MLP network for the Modified National Institute of Standards and Technology (MNIST) dataset was simulated<sup>62</sup>. The MLP network was composed of 400 input elements, 100 hidden neurons, and 10 output neurons (Fig. 4e). The number of input elements corresponded to the size of the input MNIST images, which was  $20 \times 20$  pixels. The synaptic characteristics of 3D FeNAND cells including the number of states, linearity, on/off ratio, and minimum/maximum conductance of potentiation/depression characteristics were implemented. Moreover, the device-to-device variation of potentiation/depression characteristics, which was measured for 20 memory cells in the 3D FeNAND array, was also

considered in the simulations (Supplementary Fig. 12). In simulations, the MLP network based on a 3D FeNAND achieved an image recognition accuracy of 93.8%, which was comparable to the accuracy of 94% that the MLP network based on ideal synaptic devices achieved (Fig. 4f).

### Color-mixed pattern classification using 3D FeNAND

A single layer of 3D FeNAND can classify binary patterns. Compared to two-dimensional (2D) arrays, 3D FeNAND can also process images with additional features such as color. With 2D arrays, an additional array is required to process additional features because each array is dedicated to specific tasks such as feature extraction and classification at the same time. Thus, it is hard to process images with extra features using a 2D array. Furthermore, recently developed software-based NN models require more than tens of billions of parameters, which will further increase the device area when 2D array is used to implement those models in neuromorphic hardware. However, 3D FeNAND can be stacked in a vertical direction with ultra-high density. The 3D FeNAND can be realized with a WL length of 10 nm and a trench-based structure, which can further increase the memory density. By utilizing all three layers of 3D FeNAND, color-mixed patterns can be successfully classified (Fig. 5a, b)<sup>63</sup>. We designated each FeNAND layer for the classification of red, green, and blue patterns. The test images with a pixel size of  $4 \times 2$  were fabricated by randomly adding the box and line patterns



**Fig. 5 | Color-mixed pattern classification using a 3D FeNAND-based neural network.** **a** Schematic illustration of color classification using 3D FeNAND and CMOS neurons. The images fabricated by randomly adding the box and line patterns with red, green, or blue colors were used as test and training images. The patterns were passed through color filters (i.e., red, green, and blue), and the filtered value was converted as the input voltage to the BLs. The output  $I_{SL}$  was measured and used as the input for the neurons (op-amp). **b** Example of color-

mixed pattern classification using 3D FeNAND-based neural network. The  $R_L$ ,  $R_B$ ,  $G_L$ ,  $G_B$ ,  $B_L$ , and  $B_B$  stands for the red line, red box, green line, green box, blue line, and blue box, respectively. For the mixed pattern containing the red line, green box, and blue box, only the corresponding output neurons showed high neuron outputs. **c** Classification result for 20 input patterns. The summed neuron output showed high output only for the correct label.

with red, green, or blue colors (Supplementary Fig. 13). When  $2 \times 2$  pixels and  $1 \times 4$  pixels were designated to a specific color, the pattern was considered as a box and a line pattern, respectively. All cells were erased before training. For training, synaptic weights for pattern classification were calculated using the software-implemented network based on Python; subsequently, the calculated synaptic weights were imported to the weights of the 3D FeNAND memory. The patterns were passed through color filters (i.e., red, green, and blue filters), and the filtered values were used as the input voltage to the corresponding FeNAND layer. For example, when a color-mixed image consisting of the red line, green line, and blue box was applied to the 3D FeNAND, only output neurons corresponding to red line, green line, and blue box showed a high neuron output voltage (Fig. 5c). For 20 test images, the summed neuron output only exhibited a high output value ( $\sim 0.03$  V) at the correct label, which showed that the 3D FeNAND could be used for the classification of color-mixed images.

## Discussion

In this work, we have experimentally demonstrated a practical strategy to realize high-density, high-performance, and in-memory computable 3D FeNAND. First, we proposed a trench-based array structure for 3D FeNAND. The trench-based array structure is beneficial for higher memory density, as it can utilize both sidewalls as separate strings. We experimentally demonstrated that the WL length of 3D FeNAND could be scaled down to 10 nm which confirmed the high scalability of 3D FeNAND. In addition, the program-inhibit scheme of 3D FeNAND, which could also be utilized for memory applications, was experimentally demonstrated. Using the 3D FeNAND, diverse neuromorphic characteristics and in-memory computing features such as potentiation, depression, and VMM operations were demonstrated. The devices showed highly linear and symmetric potentiation/depression characteristics, and stable VMM operation characteristics. These stable operation characteristics of the 3D FeNAND are thought to be due to

the utilization of oxide semiconductor channel materials, as it can prevent the growth of unwanted interfacial layers which can degrade the stability of the memory cells. Finally, we showed an experimental demonstration of color-mixed pattern recognition using 3D FeNAND. As the 3D FeNAND has a 3D structure, additional memory arrays or circuits are not required for different tasks. The computation can be done layer-by-layer, which can further decrease the chip size and increase area efficiency. By assigning each vertical layer in 3D FeNAND to classify different features (i.e., red, green, and blue colors), we showed that the classification of color-mixed patterns could be done. This work provides a practical strategy for hardware implementation of complex NNs using vertically stacked memory devices.

## Methods

### Materials

$\text{Hf}[(\text{C}_2\text{H}_5)\text{CH}_3]_4$  [tetrakis(ethylmethylamido)hafnium (TEMAH)] and  $\text{Zr}[(\text{C}_2\text{H}_5)\text{CH}_3]_4$  [tetrakis(ethylmethylamido)zirconium (TEMAZ)] were purchased from UP Chemical, Korea.  $\text{C}_{10}\text{H}_{28}\text{NSi}_2\text{In}_4$  (bis(trimethylsilyl)amidodiethyl indium, INCA-1) and  $\text{Zn}(\text{C}_2\text{H}_5)_2$  (diethylzinc, DEZ) were purchased from iChems, Korea. Si wafers with 300 nm-thick thermally grown  $\text{SiO}_2$  were used as substrates.

### Device fabrication

The devices were fabricated on a  $\text{SiO}_2/\text{Si}$  substrate by photolithography, lift-off, and dry etching (Supplementary Fig. 1). Photolithography was performed using a mask aligner (400-LJ, Midas Systems) and i-line stepper (NSR 2205 iILD, Nikon). First, the  $\text{SiO}_2/\text{Si}$  substrate was cleaned in acetone, ethanol, and deionized water for 15 min each. For  $\text{SiO}_2/\text{TiN}/\text{SiO}_2/\text{TiN}/\text{SiO}_2/\text{TiN}/\text{SiO}_2$  stack, 10-nm-thick TiN WLs and 100-nm-thick  $\text{SiO}_2$  layers were sequentially deposited using DC sputtering and plasma-enhanced chemical vapor deposition (HiDep-SC, BMR Technology), respectively. Then  $\text{SiO}_2/\text{TiN}/\text{SiO}_2/\text{TiN}/\text{SiO}_2/\text{TiN}/\text{SiO}_2$  layer was etched by dry etcher (Unity DRM, Tokyo

Electron Ltd.) using sulfur hexafluoride (SF<sub>6</sub>) and Ar plasma. 24-nm-thick HfZrO<sub>x</sub> layers were deposited by atomic layer deposition (ALD) using TEMA<sub>H</sub>, TEMA<sub>Z</sub>, and ozone at 280 °C. The 50-nm-thick Mo SL/BLs and 20-nm-thick InZnO<sub>x</sub> channels were patterned using i-line stepper. The SL/BLs and channels were deposited by e-beam evaporation and ALD using INCA-1, DEZ, and ozone at 150 °C, respectively. Finally, the devices were annealed for 1 min at 500 °C under N<sub>2</sub> gas to induce ferroelectricity in the HfZrO<sub>x</sub> layer.

### Characterization

All the characteristics were measured under ambient conditions and at room temperature. The thicknesses of the HfZrO<sub>x</sub> and InZnO<sub>x</sub> were measured using atomic force microscopy (NX10, Park Systems). Optical images of the devices were captured using an optical microscope (LV100ND, Nikon). The cross-sectional images of the devices were obtained using a high-resolution transmission electron microscope (JEM-2200FS with image Cs corrector, JEOL). Before TEM observations, the samples were prepared using a focused ion beam (SII SMI3050SE, SII). The electrical characteristics were measured using a semiconductor parameter analyzer (4200A-SCS, Keithley Instruments) and a switching matrix (707B, Keithley Instruments). The polarization-voltage curves were measured using a pulse measurement unit (4225-PMU, Keithley Instruments). Sentaurus TCAD (Synopsis, Inc.) software was used for simulation. An MLP NN was measured using switching matrix and custom-built LabVIEW program. MNIST simulations were performed in Linux system with GCC, GNU make, CNU C libraries by using C++ code. The simulated MLP NN consisted of 400 input-, 100 hidden-, and 10 output neurons. The 400 input neurons corresponded to the 20 × 20 MNIST image, and the 10 output neurons corresponded to 10 classes of digits. The conductance ratio, linearity, and device-to-device variations of the 3D FeNAND memory cells were considered for simulations. For the simulation of NN based on ideal synapses, ideal synaptic properties including perfectly linear conductance modulation with a conductance ratio of 100, and 128 conductance states were used.

### Data availability

All data that support the conclusions of this study are included in the article and the Supplementary Information file. These data are available from the corresponding author upon request.

### Code availability

The code used for simulation and array operation is available from the corresponding author with detailed explanations upon reasonable request.

### References

1. Yao, P. et al. Fully hardware-implemented memristor convolutional neural network. *Nature* **577**, 641–646 (2020).
2. Zhang, W. et al. Neuro-inspired computing chips. *Nat. Electron.* **3**, 371–382 (2020).
3. Sebastian, A., Le Gallo, M., Khaddam-Aljameh, R. & Eleftheriou, E. Memory devices and applications for in-memory computing. *Nat. Nanotechnol.* **15**, 529–544 (2020).
4. Kumar, S., Wang, X., Strachan, J. P., Yang, Y. & Lu, W. D. Dynamical memristors for higher-complexity neuromorphic computing. *Nat. Rev. Mater.* **7**, 575–591 (2022).
5. Gao, L., Chen, P. & Yu, S. Demonstration of convolution kernel operation on resistive cross-point array. *IEEE Electron Device Lett.* **37**, 870–873 (2016).
6. Berdan, R. et al. Low-power linear computation using nonlinear ferroelectric tunnel junction memristors. *Nat. Electron.* **3**, 259–266 (2020).
7. John, R. A. et al. Optogenetics inspired transition metal dichalcogenide neuristors for in-memory deep recurrent neural networks. *Nat. Commun.* **11**, 3211 (2020).
8. Lin, P. et al. Three-dimensional memristor circuits as complex neural networks. *Nat. Electron.* **3**, 225–232 (2020).
9. La Barbera, S., Vuillaume, D. & Alibart, F. Filamentary switching: synaptic plasticity through device volatility. *ACS Nano* **9**, 941–949 (2015).
10. Yu, S. Neuro-inspired computing with emerging nonvolatile memory. *Proc. IEEE* **106**, 260–285 (2018).
11. Joshi, V. et al. Accurate deep neural network inference using computational phase-change memory. *Nat. Commun.* **11**, 2473 (2020).
12. Yeon, H. et al. Alloying conducting channels for reliable neuromorphic computing. *Nat. Nanotechnol.* **15**, 574–579 (2020).
13. Qian, F. et al. Evolutionary 2D organic crystals for optoelectronic transistors and neuromorphic computing. *Neuromorph. Comput. Eng.* **2**, 012001 (2022).
14. Mao, J.-Y. et al. A van der Waals integrated damage-free memristor based on layered 2D hexagonal boron nitride. *Small* **18**, 2106253 (2022).
15. Khan, A. I., Keshavarzi, A. & Datta, S. The future of ferroelectric field-effect transistor technology. *Nat. Electron.* **3**, 588–597 (2020).
16. Shi, L., Zheng, G., Tian, B., Dkhil, B. & Duan, C. Research progress on solutions to the sneak path issue in memristor crossbar arrays. *Nanoscale Adv.* **2**, 1811–1827 (2020).
17. Shim, W., Jiang, H., Peng, X. & Yu, S. Architectural design of 3D NAND flash based compute-in-memory for inference engine. *Memsys* **2020**, 77–85 (2021).
18. Shim, W. & Yu, S. Ferroelectric field-effect transistor-based 3-D NAND architecture for energy-efficient on-chip training accelerator. *IEEE J. Explor. Solid-State Comput. Devices Circ.* **7**, 1–9 (2021).
19. Guo, X. et al. Fast, energy-efficient, robust, and reproducible mixed-signal neuromorphic classifier based on embedded NOR flash memory technology. in *2017 IEEE International Electron Devices Meeting (IEDM)*, 6.5.1–6.5.4 (IEEE, 2017).
20. Lin, Y. Y. et al. A novel voltage-accumulation vector-matrix multiplication architecture using resistor-shunted floating gate flash memory device for low-power and high-density neural network applications. in *2018 IEEE International Electron Devices Meeting (IEDM)*, 2.4.1–2.4.4 (IEEE, 2018).
21. Yoon, K. J., Kim, Y. & Hwang, C. S. What will come after V-NAND—vertical resistive switching memory? *Adv. Electron. Mater.* **5**, 1800914 (2019).
22. Wang, P. et al. Three-dimensional NAND flash for vector-matrix multiplication. *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.* **27**, 988–991 (2019).
23. Goda, A. 3-D NAND technology achievements and future scaling perspectives. *IEEE Trans. Electron Devices* **67**, 1373–1381 (2020).
24. Kim, M.-K., Kim, I.-J. & Lee, J.-S. CMOS-compatible ferroelectric NAND flash memory for high-density, low-power, and high-speed three-dimensional memory. *Sci. Adv.* **7**, eabe1341 (2021).
25. Trentzsch, M. et al. A 28nm HKMG super low power embedded NVM technology based on ferroelectric FETs. in *2016 IEEE International Electron Devices Meeting (IEDM)*, 11.15.11–11.15.14 (IEEE, 2016).
26. Dünkel, S. et al. A FeFET based super-low-power ultra-fast embedded NVM technology for 22nm FDSOI and beyond. in *2017 IEEE International Electron Devices Meeting (IEDM)*, 19.17.11–19.17.14 (IEEE, 2017).
27. Jerry, M. et al. Ferroelectric FET analog synapse for acceleration of deep neural network training. in *2017 IEEE International Electron Devices Meeting (IEDM)*, 6.2.1–6.2.4 (IEEE, 2017).
28. Ni, K. et al. Critical role of interlayer in Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> ferroelectric FET nonvolatile memory performance. *IEEE Trans. Electron Devices* **65**, 2461–2469 (2018).
29. Florent, K. et al. Vertical ferroelectric HfO<sub>2</sub> FET based on 3-D NAND architecture: towards dense low-power memory. in *2018 IEEE*



- International Electron Devices Meeting (IEDM)*, 2.5.1–2.5.4 (IEEE, 2018).
30. Mo, F. et al. Experimental demonstration of ferroelectric HfO<sub>2</sub> FET with ultrathin-body IGZO for high-density and low-power memory application. in *2019 Symposium on VLSI Technology*, T42–T43 (IEEE, 2019).
  31. Kim, M.-K. & Lee, J.-S. Ferroelectric analog synaptic transistors. *Nano Lett.* **19**, 2044–2050 (2019).
  32. Kim, S. J., Mohan, J., Summerfelt, S. R. & Kim, J. Ferroelectric Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> thin films: a review of recent advances. *JOM* **71**, 246–255 (2019).
  33. Wang, P. & Yu, S. Ferroelectric devices and circuits for neuro-inspired computing. *MRS Commun.* **10**, 538–548 (2020).
  34. Kim, M.-K. & Lee, J.-S. Synergistic improvement of long-term plasticity in photonic synapses using ferroelectric polarization in hafnia-based oxide-semiconductor transistors. *Adv. Mater.* **32**, 1907826 (2020).
  35. Kim, D. et al. Analog synaptic transistor with Al-doped HfO<sub>2</sub> ferroelectric thin film. *ACS Appl. Mater. Interfaces* **13**, 52743–52753 (2021).
  36. Cheema, S. S. et al. Ultrathin ferroic HfO<sub>2</sub>–ZrO<sub>2</sub> superlattice gate stack for advanced transistors. *Nature* **604**, 65–71 (2022).
  37. Hoffmann, M. et al. Fast read-after-write and depolarization fields in high endurance n-type ferroelectric FETs. *IEEE Electron Device Lett.* **43**, 717–720 (2022).
  38. Kim, M.-K., Kim, I.-J. & Lee, J.-S. Oxide semiconductor-based ferroelectric thin-film transistors for advanced neuromorphic computing. *Appl. Phys. Lett.* **118**, 032902 (2021).
  39. Kim, M.-K., Kim, I.-J. & Lee, J.-S. CMOS-compatible compute-in-memory accelerators based on integrated ferroelectric synaptic arrays for convolution neural networks. *Sci. Adv.* **8**, eabm8537 (2022).
  40. Lin, Z. et al. High-performance BEOL-compatible atomic-layer-deposited In<sub>2</sub>O<sub>3</sub> Fe-FETs enabled by channel length scaling down to 7 nm: achieving performance enhancement with large memory window of 2.2 V, long retention 10 years and high endurance 10<sup>8</sup> cycles. in *2021 IEEE International Electron Devices Meeting (IEDM)*, 17.14.11–17.14.14 (IEEE, 2021).
  41. Kim, I.-J., Kim, M.-K. & Lee, J.-S. Vertical ferroelectric thin-film transistor array with a 10-nm gate length for high-density three-dimensional memory applications. *Appl. Phys. Lett.* **121**, 042901 (2022).
  42. Cheema, S. S. et al. Enhanced ferroelectricity in ultrathin films grown directly on silicon. *Nature* **580**, 478–482 (2020).
  43. Lee, H.-J. et al. Scale-free ferroelectricity induced by flat phonon bands in HfO<sub>2</sub>. *Science* **369**, 1343–1347 (2020).
  44. Lyu, J., Song, T., Fina, I. & Sánchez, F. High polarization, endurance and retention in sub-5 nm Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> films. *Nanoscale* **12**, 11280–11287 (2020).
  45. Kim, S. J. et al. Large ferroelectric polarization of TiN/Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub>/TiN capacitors due to stress-induced crystallization at low thermal budget. *Appl. Phys. Lett.* **111**, 242901 (2017).
  46. Banerjee, K. et al. First demonstration of ferroelectric Si:HfO<sub>2</sub> based 3D FE-FET with trench architecture for dense nonvolatile memory application. in *2021 IEEE International Memory Workshop (IMW)*, 1–4 (IEEE, 2021).
  47. Kim, Y. & Kang, M. Predictive modeling of channel potential in 3-D NAND flash memory. *IEEE Trans. Electron Devices* **61**, 3901–3904 (2014).
  48. Kang, M. & Kim, Y. Natural local self-boosting effect in 3D NAND flash memory. *IEEE Electron Device Lett.* **38**, 1236–1239 (2017).
  49. Park, M. H. et al. Surface and grain boundary energy as the key enabler of ferroelectricity in nanoscale hafnia-zirconia: a comparison of model and experiment. *Nanoscale* **9**, 9973–9986 (2017).
  50. Liao, J. et al. Grain size engineering of ferroelectric Zr-doped HfO<sub>2</sub> for the highly scaled devices applications. *IEEE Electron Device Lett.* **40**, 1868–1871 (2019).
  51. Mulaosmanovic, H. et al. Evidence of single domain switching in hafnium oxide based FeFETs: enabler for multi-level FeFET memory cells. in *2015 IEEE International Electron Devices Meeting (IEDM)*, 26.28.21–26.28.23 (IEEE, 2015).
  52. Mulaosmanovic, H. et al. Switching kinetics in nanoscale hafnium oxide based ferroelectric field-effect transistors. *ACS Appl. Mater. Interfaces* **9**, 3792–3798 (2017).
  53. Chen, P. Y., Peng, X. & Yu, S. NeuroSim: a circuit-level macro model for benchmarking neuro-inspired architectures in online learning. *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **37**, 3067–3080 (2018).
  54. Peng, X., Huang, S., Jiang, H., Lu, A. & Yu, S. DNN+NeuroSim V2.0: an end-to-end benchmarking framework for compute-in-memory accelerators for on-chip training. *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **40**, 2306–2319 (2021).
  55. Choe, G., Shim, W., Hur, J., Khan, A. I. & Yu, S. Impact of random phase distribution in 3D vertical NAND architecture of ferroelectric transistors on in-memory computing. in *2020 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)*, 165–168 (IEEE, 2020).
  56. Ali, T. et al. High endurance ferroelectric hafnium oxide-based FeFET memory without retention penalty. *IEEE Trans. Electron Devices* **65**, 3769–3774 (2018).
  57. Zeng, B. et al. Program/erase cycling degradation mechanism of HfO<sub>2</sub>-based FeFET memory devices. *IEEE Electron Device Lett.* **40**, 710–713 (2019).
  58. Prezioso, M. et al. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. *Nature* **521**, 61–64 (2015).
  59. Alibart, F., Zamanidoost, E. & Strukov, D. B. Pattern classification by memristive crossbar circuits using ex situ and in situ training. *Nat. Commun.* **4**, 2072 (2013).
  60. Kwak, M., Park, J., Woo, J. & Hwang, H. Implementation of convolutional kernel function using 3-D TiO<sub>x</sub> resistive switching devices for image processing. *IEEE Trans. Electron Devices* **65**, 4716–4718 (2018).
  61. Hu, M. et al. Memristor-based analog computation and neural network classification with a dot product engine. *Adv. Mater.* **30**, 1705914 (2018).
  62. Peng, X., Huang, S., Luo, Y., Sun, X. & Yu, S. DNN+NeuroSim: an end-to-end benchmarking framework for compute-in-memory accelerators with versatile device technologies. in *2019 IEEE International Electron Devices Meeting (IEDM)*, 32.35.31–32.35.34 (IEEE, 2019).
  63. Seo, S. et al. Artificial optic-neural synapse for colored and color-mixed pattern recognition. *Nat. Commun.* **9**, 5106 (2018).

## Acknowledgements

This work was supported by the Samsung Research Funding & Incubation Center of Samsung Electronics (SRFC-TA1903-05), National Research Foundation of Korea (NRF-2019R1A2C2084114), and Samsung Electronics Company Ltd. (IO201215-08198-01) to I.-J.K., M.-K.K., and J.-S. Lee.

## Author contributions

J.-S.L. conceived and directed the research. J.-S.L. and I.-J.K. designed and planned the experiment. I.-J.K. and M.-K.K. performed the experiment and acquired the data. J.-S.L. and I.-J.K. wrote the manuscript.

## Competing interests

The authors declare no competing interests.

## Additional information

**Supplementary information** The online version contains supplementary material available at <https://doi.org/10.1038/s41467-023-36270-0>.

**Correspondence** and requests for materials should be addressed to Jang-Sik Lee.

**Peer review information** *Nature Communications* thanks Jianhua Yang, and the other, anonymous, reviewers for their contribution to the peer review of this work.

**Reprints and permissions information** is available at <http://www.nature.com/reprints>

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons license, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons license, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons license and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this license, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2023