

# Hybrid Silicon Lasers

Günther Roelkens, Yannick De Koninck, Shahram Keyvaninia, Stevan Stankovic, Martijn Tassaert, Dries Van Thourhout and Roel Baets

Department of Information Technology, Photonics Research Group, Ghent University - IMEC  
Sint-Pietersnieuwstraat 41 B-9000 Ghent, Belgium

## ABSTRACT

Hybrid silicon lasers based on bonded III-V layers on silicon are discussed with respect to the challenges and trade-offs in their design and fabrication. Focus is on specific designs that combine good light confinement in the gain layer with good spectral control provided by grating structures patterned in silicon.

## 1. INTRODUCTION

Silicon-based photonic integrated circuits are gaining considerable importance for a variety of applications, from telecommunications to sensors. The interest in this technology stems mostly from the expectation that the maturity and low cost of CMOS-technology can be applied for advanced photonics products. Other driving forces for silicon photonics include the design richness associated with high refractive index contrast as well as the potential for integration of photonics with electronics.

Building light sources, and in particular laser sources, on integrated silicon circuits is a long sought goal, on one hand in order to complete the functionality of the integrated circuit with one or several light sources but on the other hand also as a manufacturing approach for lasers on large wafers in CMOS-fabs. In terms of device performance the most successful approach to date is definitely the hybrid (also called heterogeneous) III-V on silicon laser. In this device thin layers of III-V semiconductors are bonded to silicon. The laser cavity gets its gain from the III-V layers but couples its output light into a silicon waveguide. Often part of the cavity structure is implemented by means of patterning in silicon, thereby taking advantage of the resolution and accuracy of lithography tools in CMOS fabs. In that sense these hybrid III-V/silicon lasers take the best of two worlds.

In spite of rapid progress in this field since about 2006 the design and fabrication of hybrid silicon lasers present specific challenges and trade-offs. There are many choices to be made, both in terms of the cavity structure, the optical coupling between the silicon waveguide and the III-V waveguide and the technological approach. A relatively large variety of approaches have been reported in the past years.

In this paper we will first review the options in the design of hybrid laser cavities, with emphasis on the light distribution in and the light exchange between the silicon and III-V layer. This will be followed by a section on the technological challenges presented by the bonding process. We will then focus on specific designs that combine good light confinement in the gain layer with good spectral control provided by grating structures patterned in silicon.

## 2. HYBRID LASER CAVITY DESIGN

Although the basic device cross-section, a III-V epitaxial layer transferred to a silicon-on-insulator waveguide wafer, is very simple, there is a large degree of freedom in the design of the laser cavity. Particularly, in the design a choice needs to be made whether the optical mode is predominantly confined in the silicon waveguide or in the III-V overlay. Both options have their advantages and disadvantages and they are not even mutually exclusive, given the fact that e.g. adiabatic tapers inside the laser cavity can be used to change the optical confinement in the respective layers. Confining the optical mode predominantly in the silicon waveguide layer has the advantage of making the coupling to a passive silicon waveguide straightforward. Moreover, wavelength selective features can easily be defined in the silicon waveguide layer using CMOS fabrication techniques, which

provides an accurate mechanism to control the emission wavelength of the laser. A drawback of this silicon-confined approach however is that only a small fraction of the optical mode interacts with the gain material, resulting in longer laser cavities and higher power consumption devices. This type of laser cavity is illustrated in figure 1(a).<sup>1</sup> On the other side of the design space, one can find III-V on silicon laser geometries, where the optical mode is completely confined in the III-V waveguide layer and where the optical cavity is defined in the III-V semiconductor. A representative example of such a laser geometry is the III-V microdisk laser heterogeneously integrated on a silicon waveguide layer, shown in figure 1(b).<sup>2</sup> This laser geometry allows making ultra-compact light sources, given the high confinement of the optical mode in the gain material, while the coupling to the silicon waveguide layer is achieved through an intra-cavity evanescent coupling scheme. The wavelength of emission is determined by the diameter of the III-V microdisk, which makes it less straightforward to effectively control this emission wavelength. Given these two extreme cases in the design space and their respective advantages and disadvantages, in the remainder of this paper we will present laser geometries that combine the best of both worlds, i.e. high optical confinement in the gain material, combined with a wavelength selective feedback mechanism defined in the silicon waveguide layer. But before that, we will elaborate on the technological challenges to integrate the III-V epitaxial layer structure on top of the silicon waveguide layer.




Figure 1. Two examples of choices made inside the laser design space: a silicon-confined III-V/silicon laser (a) and a III-V confined III-V/silicon laser geometry (b)

### 3. HYBRID LASERS INTEGRATION TECHNIQUES

The integration of III-V material on the SOI platform is a prerequisite for the fabrication of hybrid lasers, but it also presents a technological challenge. In general, the three main approaches for solving this problem are flip-chip integration, hetero-epitaxial growth and bonding of III-V material on a SOI wafer. In the case of flip-chip integration, a pre-fabricated photonic component is flipped over and bonded to SOI using solder bumps. This approach has been suggested for the integration of III-V lasers on SOI,<sup>2</sup> but such integration technique requires precise alignment and sequential attachment of individual devices. It is therefore time-consuming and costly for large scale integration of photonic devices on a single SOI wafer. On the other hand, the hetero-epitaxial growth of III-V on the SOI platform offers a possibility for large scale, high density integration and wafer-scale processing of photonic devices, after the functional III-V layers are grown. This eliminates the need for the precise alignment and allows simultaneous device processing and high-throughput fabrication. However, the lattice mismatch between III-V materials and silicon makes this approach not straightforward, given the formation of defects in the grown epitaxial layers.<sup>3</sup> Continuous improvements are being made however to mitigate the issues associated with the lattice mismatch,<sup>4</sup> and it remains to be seen whether this approach is viable in an industrial-scale fabrication process. Considering the drawbacks and limitations of flip-chip and hetero-epitaxial growth today, the bonding of III-V material on a SOI wafer remains the most promising and the most commonly used method for the fabrication of hybrid III-V/Si lasers. In this approach, two different integration strategies can be followed. In the first one, a pre-processed, or partially processed photonic component can be bonded on the SOI waveguide platform. Like the flip-chip integration, this approach imposes very stringent alignment requirements. Hybrid lasers based on metallic bonding of pre-fabricated III-V DFB lasers on SOI waveguides were recently demonstrated,<sup>6</sup> but their

fabrication requires a sub-micron precision bonding procedure. Therefore, the preferred strategy is to first bond unprocessed layers of III-V material on the SOI and then perform wafer-scale processing of the devices, by means of standard lithographic procedures. In this way, no precise bonding alignment is required and the simultaneous processing of a multitude of devices on a single SOI wafer is feasible, with a high yield and high integration density.




Figure 2. Process flow of the device fabrication with the III-V/SOI die-to-wafer bonding technology (a) and process flow of a die-to-die BCB bonding process (b)

Traditionally, bonding techniques were developed for wafer-to-wafer bonding. However, due to the wafer size mismatch and the fact that most of III-V material is lost in the subsequent processing, this approach is not very cost-effective, unless the largest fraction of the SOI waveguide circuit requires the presence of III-V semiconductor. Alternatively, multiple die-to-wafer bonding gives an opportunity to bond individual III-V dies on specific locations on a SOI wafer where they are actually needed. In this way, III-V material is used in a much more efficient manner. Schematically, this method is illustrated in figure 2(a). Following the surface preparation, individual III-V dies are bonded on a processed SOI wafer with the passive photonic components. After the bonding, the InP substrate is removed by combination of mechanical grinding and chemical wet-etching. An etch stop layer is used to separate the substrate from the functional layers. Subsequently, III-V processing of the opto-electronic components can be done on a wafer-scale.

The two most commonly used bonding techniques are direct (or molecular) bonding and adhesive bonding. Direct bonding is based on intermolecular van der Waals forces that tend to keep molecules together, when they are sufficiently close to each other, usually below 0.5 nm. Therefore, an effective direct bonding between a III-V and SOI wafers requires very flat, ultimately clean surfaces in order to get the different wafers into such an intimate contact. This is a well-know technique, successfully used for fabrication of SOI wafers for almost a decade, with a high yield. The bonding of III-V semiconductors onto processed SOI waveguide wafers can however pose additional problems in terms of yield, given the lower-quality surfaces. Therefore, our research effort focuses on the use of adhesive wafer bonding. Compared to the direct bonding, the use of an adhesive bonding agent generally gives much more relaxed requirements for the bonding surface roughness, topography and particle contamination. Various adhesives can be used for the wafer bonding,<sup>7</sup> but since it is preferred to have post-bonding processing of III-V material on top of SOI, adhesives that provide sufficiently high thermal budget (up to 400 °C) should be used. Therefore, we focus on the use of BCB, given its superior characteristics.<sup>8</sup> BCB is well-known in electronics industry and provides sufficient thermal budget, low optical loss at telecommunication wavelengths and low shrinkage upon curing. Several device demonstrations have been made based on this adhesive bonding approach, including photodetectors<sup>9,10</sup> and lasers.<sup>11,12</sup>

As a general illustration of a BCB bonding process, a die-to-die bonding procedure is presented in Figure 2(b). After cleaning the SOI surface (using SC-1 solution), a BCB solution (in mesitylene) is spin-coated on the

SOI wafer (or a die). The liquid BCB solution can planarize the SOI wafer topography and sufficiently small particles can be incorporated in the adhesive film, not compromising the bonding quality. After spin-coating, the BCB is baked at 150 °C to evaporate the solvent and settle the applied film. After this, a sacrificial layer on top of the III-V die (or wafer) is removed by wet etching and the III-V die is attached on the SOI after which the whole stack is placed in oven where BCB is cured in a nitrogen atmosphere at 250 °C for 1 hour. Usually, a pressure of 200-300 kPa is applied during the curing.

The relaxed wafer quality requirements in the adhesive wafer bonding process are especially valid in the case where the BCB bonding layers are several hundred nanometers thick. However, as the bonding layers become thinner, the requirements become more stringent, as larger particles cannot be tolerated and the SOI wafer topography starts to play a more significant role. Specifically the realization of evanescently-coupled photonic devices requires very thin bonding layers ( $< 100$  nm) with high uniformity. Recently, very thin BCB bonding layers, suitable for the fabrication of evanescently-coupled hybrid III-V/Si lasers have been demonstrated, both in the case of bonding a III-V wafer<sup>13</sup> and a III-V die<sup>14</sup> on SOI waveguide circuits. Uniformity of the bonding layer is of paramount importance.

SOMETHING ON UNIFORMITY (WITH PICTURE OF BONDED DIE + WYCO TOPOGRAPHY MEASUREMENT).

This shows that the BCB bonding technique is able to match direct bonding when ultra-thin bonding layers are required for evanescently-coupled devices, while also being able to achieve thicker bonding layers for other opto-electronic devices.

## 4. COUPLING MECHANISMS

As mentioned before, an optimal laser cavity design should consist of a section where the optical mode is completely confined to the III-V waveguide layer, while the wavelength selective feedback is provided by structures defined in the silicon. Of course, the laser emission should also be coupled efficiently into the silicon waveguide layer. In this section we will present a few laser cavity designs that fulfill these requirements. This includes an adiabatic tapered coupling to transform the optical mode from a III-V confined optical mode to a silicon confined optical mode, a broadband grating based reflector for the realization of a hybrid silicon modelocked laser and the use of resonant grating reflectors for the wavelength selective feedback and outcoupling.

### 4.1 Adiabatically tapered coupling

A relatively straightforward method to achieve a high performance laser cavity is to use an intra-cavity double taper structure, using taper-based mode transformers in both the III-V and silicon waveguides.<sup>15</sup> Mode coupling occurs in the tapered region, while light generation and amplification take place in the III-V waveguide. This approach allows for the incorporation of wavelength selective feedback structures in the silicon waveguide layer, such as gratings and ring resonators, while it provides at the same time also an efficient way of coupling to a passive silicon waveguide circuit outside the laser cavity. If we consider half of the device structure (figure 3(a)), the structure can be divided into three parts. In the section (1), there is a III-V waveguide that provides optical gain. At right side of it, there is a coupling region that couples light from one waveguide to the other. Section (3) is a silicon waveguide without III-V on top.

The III-V region consists of a standard multiple quantum well (QW) double heterostructure, which consists of a p-InGaAs contact layer, a p-InP clad (1.5 $\mu$ m), 6 InGaAsP QW surrounded by two InGaAsP separate confinement heterostructure (SCH) layers (with a total thickness of 320nm), and an n-InP layer (200nm). The SOI substrate consists of a 400nm thick silicon waveguide layer on top of a 2 $\mu$ m thick buried oxide layer. The silicon rib waveguides have an etch depth of 180nm and a width of 1 $\mu$ m. In our design, the underlying silicon rib waveguide (length  $L$ ) is tapering from 1  $\mu$ m width to 400nm. The III-V adiabatic taper is a piecewise linear taper tapering from 2 $\mu$ m width down to 900nm width (length  $L_{tap}=XX$   $\mu$ m) and from 900nm width to 500nm width again with length  $L$ . This 500nm wide taper tip, combined with the deep etching, makes the fabrication of such a device not straightforward. The required length of the taper depends on the BCB bonding layer thickness. Full vectorial calculations show that, assuming a bonding layer thickness below 100nm and perfect




Figure 3. The schematic of an adiabatically tapered III-V/silicon laser (a) and the evolution of the optical mode profile throughout the taper structure (b)

alignment between the silicon waveguide and the III-V waveguide, a taper length  $L$  of  $150\mu\text{m}$  should be sufficient for adiabatic mode conversion. A first prototype of such a device, not yet incorporating the wavelength selective feedback structure, was recently demonstrated.<sup>15</sup>

DO WE PUT MORE EXPERIMENTAL RESULTS IN? CO-AUTHOR III-V LABS?

## 4.2 Broadband coupling for mode-locked lasers

In contrast with cavities for single longitudinal mode lasers, cavities for mode-locked lasers should support many longitudinal modes to allow for the creation of very short pulses. Therefore, the feedback mechanism in the cavity should be broadband. This relaxes the requirements on the feedback section and allows for more design flexibility, which can be used to create more robust designs in terms of fabrication tolerances. As mentioned in the previous section, the fabrication of taper-based mode converters is not straightforward because of the narrow tips required and the strong dependence of the performance on alignment accuracy and bonding layer thickness. It would thus be beneficial to think of cavities that do not use an adiabatic taper to couple light between the III-V layer and the silicon waveguides. This can be realized in a DBR-based cavity by using the feedback gratings both as reflectors for the cavity mode and counter-directional couplers towards an output silicon wire. This can be achieved using a reflector design such as in figure 4a. In this design, the grating teeth extend from the waveguide layer, which provides for the necessary perturbation to have broadband reflection. The output silicon waveguide however is quite thin ( $220\text{nm}$ ) and only barely couples with the III-V wire above it. In this way, one can divert the output light to the SOI circuit without perturbing the lasing mode in the cavity. In figure 4b a 3D FDTD simulation result is shown for a 40 period grating ( $XX\text{nm}$  grating period).

## 4.3 Resonant mirrors

To obtain high, narrow-banded reflection using a short grating structure, one can opt for a laser design based on resonant mirrors.<sup>16</sup> Again, the laser mode inside the gain section is completely confined to a III-V mesa-shaped waveguide. At the ends of that gain section, silicon gratings underneath the III-V waveguide will provide optical feedback (fig 5). The silicon grating acts as a periodic perturbation to the III-V waveguide, but because the overlap of the III-V waveguide mode with the grating is weak, this perturbation is typically very small, yielding very long grating reflectors.




Figure 4. Layout of the reflector (a) and simulated reflection spectrum of a 40 period grating (b)

To solve this problem, a quarter-wavelength phase shifting section is introduced near the center of the silicon grating, turning it into a resonant cavity at the Bragg wavelength. A limited fraction of light in the III-V waveguide couples to the silicon grating resonator (fig 5-1) and power will build up inside that grating cavity (fig 5-2). Eventually, a significant amount of light will couple back into the III-V waveguide. The light that couples co-directionally to the light incident from the III-V laser cavity will interfere destructively with the latter (fig 5-3) and result in zero overall transmission through the III-V waveguide. The counter-directionally coupling light (fig fig 5-4) will propagate back into the laser cavity and hence provide optical feedback. Because this reflection mechanism is based on a resonance phenomenon inside the silicon grating, its spectral response will be narrow-banded.




Figure 5. Side view of hybrid laser with resonant mirrors

The resonant mirror also offers an elegant mechanism to couple the laser-output to a silicon waveguide (fig 1-5). By engineering the position of the quarter-wavelength phase shifting section, one can tune the amount of optical power that leaks from the silicon grating cavity into an output waveguide.

The advantage of this approach is that it doesn't require very thin bonding layers, as the coupling from the III-V waveguide to the silicon grating cavity can be very small, but because the coupling is distributed along the length of the grating, the III-V waveguide mode has to be phase-matched to the resonant grating mode for the reflector to work. This requires careful design of both waveguide geometries.

Figure 6 shows an example of the calculated reflection spectrum for a resonant mirror [blue curve] with only 60 periods (about 20  $\mu\text{m}$  long) and a very thick bonding layer (350 nm). The reflection peak is narrow (FWHM is approximately 5nm) with a maximum of more than 93%. The narrow banded reflection spectrum is ideal to select only one desired longitudinal laser mode. As a reference, the red curve shows the reflection spectrum of the exact same mirror but without quarter wavelength phase shifting section. In this case, the maximum reflection is only 3% at the Bragg Wavelength, suggesting a very weak interaction between the III-V mesa and silicon grating waveguide.




Figure 6. Spectrum of resonant mirror (blue solid curve - Cavity Enhanced Reflector) and associated evanescent Bragg reflector (red dotted curve - EBR)

## 5. CONCLUSIONS

### ACKNOWLEDGEMENTS

Part of this work was carried out in the framework of the FP7-ICT-HELIOS, the FP7-ICT-HISTORIC project, the ERC-MIRACLE project and the national IWT-SBO-Glucosens project. This work was also supported by a grant from Intel Corporation. Y. De Koninck acknowledges the Fund for Scientific Research (FWO-Vlaanderen) for a PhD grant.

### REFERENCES

- [1] Fang, A. W., Park, H., Kuo, Y.-h., Jones, R., Cohen, O., Liang, D., Raday, O., Sysak, M. N., Paniccia, M. J., and Bowers, J. E., "Hybrid silicon evanescent devices," *MATERIALS TODAY* **10**(7-8), 28–35 (2007).
- [2] Mitze, T., Schnarrenberger, M., Zimmermann, L., Bruns, J., Fidorra, F., Kreissl, J., Janiak, K., Fidorra, S., Heidrich, H., and Petermann, K., "Hybrid integration of III/V lasers on a silicon-on-insulator (SOI) optical board," in *[2005 2nd IEEE International Conference on Group IV Photonics]*, 210–212 (2005).
- [3] Fehly, D., Schlachetzki, A., Bakin, A. S., Guttzeit, A., and Wehmann, H.-H., "Monolithic InGaAsP optoelectronic devices with silicon electronics," *IEEE Journal of Quantum Electronics* **37**, 1246–1252 (2001).
- [4] Olsson, F., Xie, M., Lourdudoss, S., Prieto, I., and Postigo, P. A., "Epitaxial lateral overgrowth of InP on Si from nano-openings: Theoretical and experimental indication for defect filtering throughout the grown layer," *Journal of Applied Physics* **104**(9), 093112 (6 pp.) (2008).
- [5] Ting, C., Tao, H., Jiao-Qing, P., Wei-Xi, C., Yuan-Bing, C., Yang, W., Xiao-Bo, M., Wei-Li, L., Ling-Juan, Z., Guang-Zhao, R., Wang, W., and Qin, G.-G., "Electrically Pumped Room-Temperature Pulsed InGaAsP-Si Hybrid Lasers Based on Metal Bonding," *CHINESE PHYSICS LETTERS* **26** (June 2009).
- [6] Hong, T., Ran, G.-Z., Chen, T., Pan, J.-Q., Chen, W.-X., Wang, Y., Cheng, Y.-B., Liang, S., Zhao, L.-J., Yin, L.-Q., Zhang, J.-H., Wang, W., and Qin, G.-G., "A Selective-Area Metal Bonding InGaAsP-Si Laser," *IEEE PHOTONICS TECHNOLOGY LETTERS* **22**, 1141–1143 (Aug. 2010).
- [7] Niklaus, F., Stemme, G., Lu, J. Q., and Gutmann, R. J., "Adhesive wafer bonding," *JOURNAL OF APPLIED PHYSICS* **99** (Feb. 2006).
- [8] Niklaus, F., Andersson, H., Enoksson, P., and Stemme, G., "Low temperature full wafer adhesive bonding of structured wafers," *SENSORS AND ACTUATORS A-PHYSICAL* **92**, 235–241 (Aug. 2001).
- [9] Brouckaert, J., Roelkens, G., Van Thourhout, D., and Baets, R., "Compact InAlAs-InGaAs Metal-SemiconductorMetal photodetectors integrated on silicon-on-insulator waveguides," *IEEE PHOTONICS TECHNOLOGY LETTERS* **19**(17-20), 1484–1486 (2007).
- [10] Sheng, Z., Liu, L., Brouckaert, J., He, S., and Van Thourhout, D., "InGaAs PIN photodetectors integrated on silicon-on-insulator waveguides," *OPTICS EXPRESS* **18**, 1756–1761 (Jan. 2010).

- [11] Roelkens, G., Van Thourhout, D., Baets, R., Notzel, R., and Smit, M., "Laser emission and photodetection in an InP/InGaAsP layer integrated on and coupled to a Silicon-on-Insulator waveguide circuit," *OPTICS EXPRESS* **14**, 8154–8159 (Sept. 2006).
- [12] Liu Liu, Spuesens, T., Roelkens, G., Van Thourhout, D., Regreny, P., and Rojo-Romeo, P., "A thermally tunable III-V compound semiconductor microdisk laser integrated on silicon-on-insulator circuits," *IEEE Photonics Technology Letters* **22**(17), 1270–1272 (2010).
- [13] Bordel, D., Argoud, M., Augendre, E., Harduin, J., Philippe, P., Olivier, N., Messaoudene, S., Gilbert, K., Grosse, P., Ben Bakir, B., and Fedeli, J., "Direct and Polymer Bonding of III-V to Processed Silicon-On-Insulator for Hybrid Silicon Evanescent Lasers Fabrication," *ECS Transactions* **33**(4), 403–410 (2010).
- [14] Stankovic, S., Van Thourhout, D., Roelkens, G., Jones, R., Heck, J., and Sysak, M., "Die-to-Die Adhesive Bonding for Evanescently-Coupled Photonic Devices," *ECS Transactions* **33**(4), 411–420 (2010).
- [15] Lamponi, M., Keyvaninia, S., Pommereau, F., Lelarge, F., de Valicourt, G., Roelkens, G., Van Thourhout, D., Bordel, D., Messaoudene, S., Fedeli, J., and Duan, G.-H., "Heterogeneously integrated InP/SOI laser using double tapered single-mode waveguides through InP die to SOI wafer bonding," in [*Group IV Photonics*], (2010).
- [16] De Koninck, Y., Roelkens, G., and Baets, R., "Cavity Enhanced Reflector Based Hybrid Silicon Laser," in [*IEEE Photonics Society Annual Meeting 2010*], (2010).