# Implementation of A 4n-Bit Comparator based on IC Type 74L85 using Linear Threshold Gate Tunneling Technology 

Anup Kumar Biswas<br>Assistant Professor, Department of Computer Science and Engineering Kalyani Govt. Engineering College, Kalyani, Nadia-741235, West Bengal, India


#### Abstract

In this paper we will focus on the design of a $\mathbf{4 n}$-bit comparator based on threshold logic functions using the specific behavior of a tunnel junction, i.e., the ability of controlling the transport of individual electron through a tunnel junction. We introduce an inverter based on single electron transistor, a novel design of an $n$-input linear threshold gate accommodating both positive and negative weights with 1 single tunnel junction and n+2 true capacitors, different gates like ANDs, OR, NOR and XOR. Every gates with their output waveforms are also introduced. All the time delays, their component values for different components are presented in tabular forms.


Key words: linear threshold gate, electron-tunneling, comparator

## 1. INTRODUCTION

It is clear for those who are involved in research in semiconductor technology that the ever decreasing feature size and the corresponding increase in density of transistors facilitated many improvements in semiconductor based designs. We are able to realize that such improvement will eventually come to an end. For ensuring further feature size reduction, possible successor technologies with greater scaling potential like single electron tunneling are currently under the investigation of researchers. Single electron tunneling based circuits are centered regarding tunnel junctions, through which individual electrons can be tunneled in a controlled manner.

In our present era, high operating speed, low power consumption, and high integration density-based devices are financially indispensable in all the sectors of engineering and technology. Single Electron tunneling based device is one such equipment by which all Boolean logic gates can be implemented. It is a single electron which is adequate to store information in the single electron tunneling based device in the atmosphere of 0 K . Power being consumed in the single electron tunneling circuits is very low when compared with (CMOS) circuits. The processing speed of a threshold Logic gate (TLG) will be nearly close to the electronic speed. The single electron transistor (SET) and LTG draws the attention of researchers, scientists or technologists to design and implement large scale circuits for the sake of the consumption of ultra-low power and their small size in different phases of applications. Tunneling events for TLG-based circuits happen when only a single electron tunnel through the tunnel junction under the proper bias voltage and multiple input voltages
connected to the islands via small capacitors. For implementing a 4 n -bit comparator circuit, LTG would be a best candidate for this case. Ultra-low noise is produced while tunneling an electron through the LTG based circuit. Multiple input logic gates, an XOR, are implemented, and based on them, a "comparator of 4-bits" is implemented and above all, with the help of this comparator a multiple of 4-bit i.e. $4 n$-bit comparator is presented in this paper.

## 2. INVERTER

Almost for every complex circuit, an inverter [3, 7, 8] is essential. An inverter is depicted in Fig. 1(a) which is made up of two single-electron transistors connected in series. The input voltage $V_{\text {in }}$ is directly coupled to the islands (indicating by small dots) of the SET1 and SET2 through two capacitors $C_{1}$ and $C_{2}$ respectively. The island of each SET has a size smaller than 10 nm diameter of a superconductor metal like gold and their capacitances must be less than $10^{-17} \mathrm{~F}$. The output terminal $V_{0}$ is connected to the common channel in between them and to the ground via a capacitor $C_{L}$ to put down charging effects.


Fig. 1 (a) an Inverter


Fig. 1 (b) Symbol of an Inverter
For the inverter, the parameters values chosen are: $V_{g_{1}}=0$, $V_{g 2}=0.1 \times \frac{q_{e}}{C}, C_{L}=9 C, t_{4}=\frac{1}{10} C, t_{3}=\frac{1}{2} C, t_{2}=\frac{1}{2} C, t_{1}=$ $\frac{1}{10} C, C_{1}=\frac{1}{2} C, C_{2}=\frac{1}{2} C, C_{g 1}=\frac{17}{4} C \quad$ and $C_{g 2}=\frac{17}{4} C, \mathrm{R} 1$ $=\mathrm{R} 2=100 \mathrm{~K} \Omega$. For simulation purpose, the value of C is taken 1 aF in this work.

The normal operation of the inverter is described as: - the output $V_{0}$ value will be high when the input voltage $V_{i n}$ is low and $V_{0}$ value will be low when the input voltage is high. To obtain this goal, we set the voltages for $V_{g 1}=$ 0 and $V_{g 2}=16 \mathrm{mV}$ along with the tuning gate voltages $V_{\text {in }}$ both for SET1 and SET2 are applied. When $V_{\text {in }}$ is low, the SET1 goes in conduction mode and the SET2 in Coulomb blockade. This effectively connects the output to voltage $V_{b}$ and causes the output voltage to become high. Coulomb blockade interacts on the steady flow of current because whenever the high voltage (logic 1) is applied to the input, it causes to shift the induced charge on each of the islands of the two SETs by a fraction of an electron charge and keeps the SET1 in Coulomb blockade [4, 5, 11, 14, 16] and the other one (SET2) in conducting mode. As a consequence, the output shifts from high to low. The simulation result of an inverter is presented in Fig. 1(d).


Fig. 1(c) Simulation set of Inverter (d) Simulation result
In this work we assume the Boolean logic inputs corresponding to the voltages like: logic " 0 " $=0$ Volts and logic " 1 " $=0.1 \times \frac{q_{e}}{C}$. We assume, for simulation and other purposes,
$\mathrm{C}=1 \mathrm{aF}$ then Logic " 1 " $=0.1 \times \frac{1.602 \times 10^{-19}}{1 \times 10^{-18}}=0.1 \times 1.602 \times$ $10^{-2}=16.02 \times 10^{-3}=16.02 \cong 16 \mathrm{mV}$.

## 3. MULTIPLE INPUT THRESHOLD LOGIC GATE

The multiple input threshold logic gate $[1,2,5,7,8,9]$ required to build gates consists of a tunnel junction, two multiple inputs connected to the points ' $a$ ' and ' $b$ '. Each input voltage $V_{k}^{P}$, for the upper side regarding the tunnel junction is connected to point "b" through the capacitance $C_{k}^{P}$ and each input voltage $V_{l}^{n}$, for the lower side is connected to point "a" below the tunnel junction through the capacitor $C_{l}^{n}$. Bias voltage $V_{b}$ is connected to the point " b " through a true capacitor $C_{b}$. Point "a" is grounded through a capacitor $C_{0}$ as shown in Fig. 2. The capacitor of tunnel junction is $C_{j}$. Using this capacitor based circuit and changing the suffix value of capacitors, we will be able to implement the linear threshold gate (LTG) which is the base element in constructing all gates and combinational circuits. The linear threshold gate is presented by the signum function of $g(x)$ expressed by equations (1) and (2).
$\mathrm{f}(\mathrm{x})=\operatorname{sgn}\{\mathrm{g}(\mathrm{x})\}=\left\{\begin{array}{c}0, \text { if } g(x)<0 \\ 1, \text { if } g(x) \geq 0\end{array}\right.$
$\mathrm{g}(\mathrm{x})=\sum_{k=1}^{n}\left(w_{k} \times x_{k}\right)-\varnothing$
where $x_{k}$ are being the n Boolean inputs and $w_{k}$ are their corresponding $n$ integer weights. The LTG compares the weighted sum of the inputs $\sum_{k=1}^{n}\left(w_{k} \times x_{k}\right)$ with the threshold value $\emptyset$. If the weighted sum value is more than or equal to the threshold or critical voltage value then the logic output of the LTG is " 1 ", otherwise it is " 0 ".


Fig. 2 Multiple input threshold logic gate
The tunnel junction capacitance $C_{j}$ and the output capacitance $C_{0}$ are considered to be the two fundamental circuit elements in a LTG. The input signal vector elements $\left\{V_{1}^{P}, V_{2}^{P}, V_{3}^{P}, \ldots, V_{k}^{P}\right\}$ are weighted by their corresponding vector element capacitances $\left\{C_{1}^{P}, C_{2}^{P}, C_{3}^{P}, \ldots, C_{k}^{P}\right\}$ and added to the junction voltage, $V_{j}$. On the contrary, the input signal vector elements $\left\{V_{1}^{n}, V_{2}^{n}, V_{3}^{n}, \ldots, V_{l}^{n}\right\}$ which are weighted by their respective vector capacitances $\left\{C_{1}^{n}, C_{2}^{n}, C_{3}^{n}, \ldots, C_{l}^{n}\right\}$ are subtracted from the junction voltage, $V_{j}$, across the junction.

The critical voltage $V_{c}$ is needed to enable tunneling action. $V_{c}$ acts as the intrinsic threshold of the tunnel circuit. The bias voltage $V_{b}$ connected to tunnel junction through the true capacitance, $C_{b}$, is used to adjust the gate threshold to the desired value $\emptyset$. When a tunneling phenomenon occurs though the tunnel junction, an electron passes through the junction from "a" to "b" in upward direction.

We will use the following notations for the rest our discussion.
$\mathrm{C}_{\Sigma}^{\mathrm{P}}=\mathrm{C}_{\mathrm{b}}+\sum_{\mathrm{k}=1}^{\mathrm{g}} \mathrm{C}_{\mathrm{k}}^{\mathrm{P}}$
$\mathrm{C}_{\Sigma}^{\mathrm{n}}=\mathrm{C}_{0}+\sum_{\mathrm{l}=1}^{\mathrm{h}} \mathrm{C}_{\mathrm{l}}^{\mathrm{n}}$
$C_{T}=\mathrm{C}_{\Sigma}^{\mathrm{P}} C_{j}+\mathrm{C}_{\Sigma}^{\mathrm{P}} \mathrm{C}_{\Sigma}^{\mathrm{n}}+C_{j} \mathrm{C}_{\Sigma}^{\mathrm{n}}$
When we consider that all of the voltage sources (in Fig. 2) are 0 (or connected to ground), the circuit can be thought of combination of three capacitors, namely $\mathrm{C}_{\Sigma}^{\mathrm{p}}, \mathrm{C}_{\Sigma}^{\mathrm{n}}$ and $C_{j}$, connected in series,. Here, $C_{T}$ is represented by the sum of all 2-term products of these three capacitances $\mathrm{C}_{\Sigma}^{\mathrm{P}}, \mathrm{C}_{\Sigma}^{\mathrm{n}}$ and $C_{j}$.
We are now interested in finding out the expression of critical voltage $V_{c}$ of the tunnel junction. Suppose that the capacitance of the tunnel junction is $C_{j}$ and the remainder of the circuit
bearing the equivalent capacitance is $C_{e}$, as observed from the tunnel junction's perspective, we can measure the critical voltage[7,8] for the tunnel junction as given below.
$V_{c}=0.5 \frac{e}{C_{j}+C_{e}}$
$V_{c}=0.5 \frac{e}{C_{j}+\left(C_{\Sigma}^{P} \| C_{\Sigma}^{n}\right)}=0.5 \frac{e}{C_{j}+\frac{\left(C_{\sum}^{P}\right) *\left(C_{\Sigma}^{n}\right)}{\left(C_{\Sigma}^{P}+C_{\Sigma}^{n}\right)}}$
$=0.5 \frac{e\left(C_{\Sigma}^{P}+C_{\Sigma}^{n}\right)}{C_{j} *\left(C_{\Sigma}^{P}+C_{\Sigma}^{n}\right)+\left(C_{\Sigma}^{P}\right) *\left(C_{\Sigma}^{n}\right)}$
$=0.5 \frac{e\left(c_{\Sigma}^{P}+c_{\Sigma}^{n}\right)}{c_{T}}$.
When we are able to calculate the voltage across the junction as $V_{j}$, a tunnel event will happen through this tunnel junction if and only if the following condition is satisfied.

$$
\begin{equation*}
\left|V_{j}\right| \geq V_{c} \tag{8}
\end{equation*}
$$

If the junction voltage is less than the critical voltage i.e. $\left|V_{j}\right|<V_{c}$ there being no tunneling events through the tunnel junction. As a result, the tunneling circuit remains in a stable state.

Theoretically, threshold values are being integer numbers but for our purpose we can take it as real numbers, if necessary. And the threshold logic equations for two inputs AND, OR, NAND and NOR gates can be written in the following sections.
4. THRESHOLD LOGIC EQUATION / FUNCTION (TLF) A threshold logic function (TLF) is a Boolean function that can be implemented by using a single TLG. The TLF can also be called linearly separable. An unate function is a Boolean function represented by a formula such that each variable appears either in the positive or in the negative form throughout the formula. As the equations (12), (16), (17), (18), (19), (20) and (21) have their variables either positive or negative for particular cases, so they are unate functions.
Threshold logic equation for AND gate: $F(A, B)=A . B$
Table-1

| A | B | $\mathrm{F}(\mathrm{A}, \mathrm{B})$ | t (threshold) |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | $t>w_{B}$ |
| 1 | 0 | 0 | $t>w_{A}$ |
| 1 | 1 | 1 | $w_{B}+w_{A}>\mathrm{t}$ |

$$
\begin{equation*}
t>w_{B} \tag{9}
\end{equation*}
$$

$t>w_{A}$
$w_{B}+w_{A}>t$
As AND is positive logic we assume all the weights $w_{A}, w_{B}$ and the threshold value $t$ are positive.
If we assume $w_{A}=1, w_{B}=1$ and $\mathrm{t}=1.5$, then all the equations from (9) to (11) are satisfied.
So we can write
$\mathrm{g}(\mathrm{x})=\sum_{k=1}^{n}\left(w_{k} \times x_{k}\right)-\emptyset$
$\Rightarrow \mathrm{g}(\mathrm{A}, \mathrm{B})=\left\{\mathrm{A} . w_{A}+B \cdot w_{B}-t\right\}$ and the Threshold logic
equation for AND gate is

$$
\begin{equation*}
\operatorname{AND}(A, B)=\operatorname{sgn}\{A+B-1.5\} \tag{12}
\end{equation*}
$$

## Threshold logic equation for OR gate

Table-2

| A | B | $\mathrm{F}(\mathrm{A}, \mathrm{B})$ | t |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | $w_{B}>t$ |
| 1 | 0 | 1 | $w_{A}>t$ |
| 1 | 1 | 1 | $w_{B}+w_{A}>t$ |

For positive logic we assume weights of A and B are 1 each. Then from the three equations
$w_{B}>t$



If we assume $w_{B}=1, w_{A}=1$ and $\mathrm{t}=0.5$, then the three equations in $4^{\text {th }}$ column in Table-2 are satisfied. Hence the Threshold logic equation for OR gate is

$$
\begin{equation*}
O R(A, B)=\operatorname{sgn}\{A+B-0.5\} \tag{16}
\end{equation*}
$$

Threshold logic equation for NAND gate
Table-3

| A | B | $\mathrm{F}(\mathrm{A}, \mathrm{B})=$ <br> $(\mathrm{AB})$ | t |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | $0 \geq t$ |
| 0 | 1 | 1 | $w_{B} \geq t$ |
| 1 | 0 | 1 | $w_{A} \geq t$ |
| 1 | 1 | 0 | $w_{B}+w_{A}<t$ |

As NAND is negative logic we assume that all the weights $w_{A}, w_{B}$ and the threshold value $t$ are negative. If we take the values $w_{B}=-1, w_{A}=-1$ and $\mathrm{t}=-1.5(-2<t<-1)$ then the four equations in the $4^{\text {th }}$ column of the table are satisfied. Hence the Threshold logic equation for NAND gate is

$$
\begin{align*}
\operatorname{NAND}(A, B)= & \operatorname{sgn}\{-A-B-(-1.5)\} \\
& =\operatorname{sgn}\{-A-B+1.5\} \tag{17}
\end{align*}
$$

## Threshold logic equation for NOR gate

## Table-4

| A | B | $\mathrm{F}(\mathrm{A}, \mathrm{B})=$ <br> $(\mathrm{AVB})$ | t |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | $0+0 \geq t$ |
| 0 | 1 | 0 | $w_{B}<t$ |
| 1 | 0 | 0 | $w_{A}<t$ |
| 1 | 1 | 0 | $w_{B}+w_{A}<t$ |

As NOR is negative logic we assume that all the weights $w_{A}, w_{B}$ and the threshold value $t$ are negative. If we take the values assume $w_{B}=-1, w_{A}=-1$ and $\mathrm{t}=-0.5(-1<t<0)$ then the four equations in the $4^{\text {th }}$ column are satisfied. Hence the Threshold logic equation for NOR gate is

$$
\begin{align*}
& \operatorname{NOR}(X, Y)=\operatorname{sgn}\{-1 A-1 B-(-0.5)\} \\
& \quad=\operatorname{sgn}\{-A-B+0.5\} \cdots \cdots \cdots \tag{18}
\end{align*}
$$

## Threshold logic equation for 3-input AND gate

Table-5

| A | B | C | $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})$ | t |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | $t>w_{C}$ |
| 0 | 1 | 0 | 0 | $t>w_{B}$ |
| 0 | 1 | 1 | 0 | $t>w_{B}+w_{C}$ |
| 1 | 0 | 0 | 0 | $t>w_{A}$ |
| 1 | 0 | 1 | 0 | $t>w_{A}+w_{C}$ |
| 1 | 1 | 0 | 0 | $t>w_{A}+w_{B}$ |
| 1 | 1 | 1 | 1 | $w_{A}+w_{B}+w_{C} \geq t$ |

As AND gate is a positive logic we shall assume that all the values of $w_{A}, w_{B}, w_{C}$ and $t$ are positive. If we take $w_{A}=1, w_{B}=1, w_{C}=1$ and $t=2.5$ ( or any value in the range $2<t<3$ ), then all the inequality equations from are satisfied.
So the Threshold logic equation for 3-input AND gate is

$$
\operatorname{AND}(A, B, C)=\operatorname{sgn}\{A+B+C-2.5\} \cdots \cdots \cdots(19)
$$

## Threshold logic equation for 4-input AND Gate

Similarly, for 4-input AND gate threshold logic equation will be
$\operatorname{AND}(A, B, C)=\operatorname{sgn}\{A+B+C+D-0.5\}$

## Threshold logic equation for 4-input OR Gate

Table-6

| A | B | C | D | $\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D})$ | t |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | $w_{D} \geq t$ |
| 0 | 0 | 1 | 0 | 1 | $w_{C} \geq t$ |
| 0 | 0 | 1 | 1 | 1 | $w_{C}+w_{D} \geq t$ |
| 0 | 1 | 0 | 0 | 1 | $w_{B} \geq t$ |
| 0 | 1 | 0 | 1 | 1 | $w_{B}+w_{D} \geq t$ |
| 0 | 1 | 1 | 0 | 1 | $w_{B}+w_{C} \geq t$ |
| 0 | 1 | 1 | 1 | 1 | $w_{B}+w_{C}+w_{D} \geq t$ |
| 1 | 0 | 0 | 0 | 1 | $w_{A} \geq t$ |
| 1 | 0 | 0 | 1 | 1 | $w_{A}+w_{D} \geq t$ |
| 1 | 0 | 1 | 0 | 1 | $w_{A}+w_{C} \geq t$ |
| 1 | 0 | 1 | 1 | 1 | $w_{A}+w_{C}+w_{D} \geq t$ |
| 1 | 1 | 0 | 0 | 1 | $w_{A}+w_{B} \geq t$ |
| 1 | 1 | 0 | 1 | 1 | $w_{A}+w_{B}+w_{D} \geq t$ |
| 1 | 1 | 1 | 0 | 1 | $w_{A}+w_{B}+w_{C} \geq t$ |
| 1 | 1 | 1 | 1 | 1 | $w_{A}+w_{B}+w_{C}$ |
|  |  |  |  |  | $+w_{D} \geq t$ |

As OR gate is a positive logic we shall assume that all the values of $w_{A}, w_{B}, w_{C}$ and $t$ are positive. If we take $w_{A}=$ $1, w_{B}=1, w_{C}=1, w_{D}=1$ and $t=0.5$ ( or any value in the range $0<t<1$ ), then all the equations in column 5 of Table6 are satisfied.
So the threshold logic equation for 4 -input OR gate is $O R(A, B, C, D)$
$=\operatorname{sgn}\{A+B+C+D-0.5\}$

## 5. THRESHOLD GATE-BASED IMPLEMENTATION

The threshold gate-based implementations of the Boolean Logic gates have the same basic circuit topology and we will draw and explain them in the subsequent sections. The threshold gate is built up of a bias capacitance $C_{b}$, a tunnel junction capacitance $C_{j}$, and an output capacitance $C_{0}$. The two input AND and OR gates contain two input true capacitors. For both the $A N D$ and $O R$ gates, the two input capacitors we are taking are $C_{1}^{P}=C_{2}^{P}=0.5 C$ for positively weighted inputs. Whereas, for the NAND and NOR gates, two capacitors hold the values as $C_{1}^{n}=C_{2}^{n}=0.5 C$ for negatively weighted inputs.

Every threshold gates is augmented with an inverter (Fig. 1 (a) or 1 (c)). The function of the inverter is to invert/buffer the output of a threshold gate. The logic function done by the buffered threshold gate is that the inverse of "which is done by the threshold gate itself". For instance, a buffered $A N D$ gate implements the $N A N D$ function. For the remaining part of our discussion, when we refer to a logic function such as AND or OR, we imply the logic function performed by the entire gate (i.e., threshold gate plus an output buffer).
The parameters used for the implementations and simulations of different gates like AND, OR, NAND and NOR gates and other combinational or sequential circuits are given in Table7 [6, 7].

Table-7

| TLG | $2-$ <br> input <br> AND | $2-$ <br> input <br> OR | 2- <br> input <br> NAND | 2- <br> input <br> NOR | $3-$ <br> input <br> OR |
| :---: | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{C}_{\mathrm{b}}$ | 10.6 C | 11.7 C | 13.2 C | 11.7 C | 11.8 C |
| $\mathrm{C}_{0}$ | 8 C | 8 C | 9 C | 9 C | 7.8 C |
| $\mathrm{C}_{1}^{\mathrm{P}}$ | - | - | 0.5 C | 0.5 C | 0.4 C |
| $\mathrm{C}_{2}^{\mathrm{p}}$ | - | - | 0.5 C | 0.5 C | - |
| $\mathrm{C}_{1}^{\mathrm{n}}$ | 0.5 C | 0.5 C | - | - | 0.5 C |
| $\mathrm{C}_{2}^{\mathrm{n}}$ | 0.5 C | 0.5 C | - | - | - |
| $C_{j}$ | 0.1 C | 0.1 C | 0.1 C | 0.1 C | 0.1 C |
| $\mathrm{C}_{\mathrm{g} 1}$ <br> $=\mathrm{C}_{\mathrm{g} 2}$ | 0.5 C | 0.5 C | 0.5 C | 0.5 C | 0.5 C |
| $\mathrm{C}_{2}$ <br> $=\mathrm{C}_{3}$ | 0.1 C | 0.1 C | 0.1 C | 0.1 C | 0.1 C |
| $\mathrm{C}_{2}$ <br> $=\mathrm{C}_{3}$ | 0.5 C | 0.5 C | 0.5 C | 0.5 C | 0.5 C |
| $\mathrm{C}_{1}$ <br> $=\mathrm{C}_{4}$ | 4.25 C | 4.25 C | 4.25 C | 4.25 C | 4.25 C |
| $\mathrm{C}_{\mathrm{L}}$ | 9 C | 9 C | 9 C | 9 C | 9 C |

logic $0=0 \mathrm{~V}$, logic $1=16 \mathrm{mV}, R_{j}=10^{5} \Omega$,
$C_{j}=0.1 \mathrm{aF}$, other capacitance values are in terms of
$C$, where $C=1 a F$

## 6. AND GATE

For implementing the AND gate we will use the parameters $C_{3}=10.6 \mathrm{C}, C_{1}^{n}=C_{2}^{n}=0.5 \mathrm{aF}, C_{b 1}=C_{b 2}=4.25 a F$, $C_{g 1}=C_{g 2}=0.5 a F, C_{L}=9 a F, C_{0}=8 a F, R_{j}=10^{5}$ $\Omega$ in Fig. 4(a) and accordingly after running the
simulator the output we get is given in Fig. 4(b).


Fig. 3 (a) AND Gate

## 7. NAND GATE

For implementing the NAND gate, we will use the parameters $C_{1}^{P}=C_{2}^{P}=0.5 \mathrm{aF}, C_{b 1}=C_{b 2}=4.25 a F$, $C_{g 1}=C_{g 2}=0.5 a F, C_{b}=C_{3}=13.2 a F, C_{L}=$ $9 a F, C_{0}=8 a F, R_{j}=10^{5} \Omega$ in Fig. 5(a) and accordingly after running the simulator the output we get is given in Fig.4(b).


Fig. 4 (a) NAND Gate


Fig. 4 (b) Simulation result of NAND gate

## 8. 3-INPUT AND GATE

For implementing the 3 -input AND gate we will use the parameters $C_{3}=10.6 \mathrm{C}, C_{1}^{n}=C_{2}^{n}=0.5 \mathrm{aF}, C_{b 1}=C_{b 2}=$ $4.25 a F, C_{g 1}=C_{g 2}=0.5 a F, C_{L}=9 a F, C_{0}=$ $8 a F, R_{j}=10^{5} \Omega$ in Fig. 5(a) and accordingly after running the simulator the output we get is given in Fig. 5(b).


Fig. 5(a) 3-input AND gate

## 10. OR GATE

For implementing the AND gate we will use the parameters $C_{1}^{n}=C_{2}^{n}=0.5 \mathrm{aF}, C_{3}=11.7 a F, \quad C_{b}=C_{b 1}=C_{b 2}=$ $4.25 a F, C_{g 1}=C_{g 2}=0.5 a F, C_{L}=9 a F, C_{0}=$
$8 a F, R_{j}=10^{5} \quad \Omega, V_{s}=16 m V$ and accordingly after running the simulator the output we get is given in Fig. 7 (b).


Fig. 7(a) OR gate


Fig. 7(b) simulation result of OR gate

## 11. 3-INPUT OR GATE

For implementing the 3 -input AND gate we will use the parameters $\quad C_{1}^{n}=C_{2}^{n}=0.5 \mathrm{aF}, C_{3}=11.7 a F, \quad C_{b}=$ $C_{b 1}=C_{b 2}=4.25 a F, C_{g 1}=C_{g 2}=0.5 a F, C_{L}=$ $9 a F, C_{0}=8 a F, R_{j}=10^{5} \quad \Omega, V_{s}=16 \mathrm{mV} \quad$ and accordingly after running the simulator the output we get


Fig. 8 3-input OR gate


Fig. 8 (b) Simulation result of 3-input OR gate

## 12. 4-INPUT OR GATE

Combining the three 2 -input OR gate, a 4 -input OR gate is built To implementing this gate we will use the parameters $C_{1}^{n}=C_{2}^{n}=0.5 \mathrm{aF}, C_{3}=11.7 a F, \quad C_{b}=C_{b 1}=C_{b 2}=$ $4.25 a F, C_{g 1}=C_{g 2}=0.5 a F, C_{L}=9 a F, C_{0}=$ $8 a F, R_{j}=10^{5} \quad \Omega, V_{s}=16 \mathrm{mV}$ and accordingly after running the simulator the output we get is given in Fig. 9(b).


Fig. 9 (b) Simulation result of 4-input OR gate

## 13. NOR GATE

For implementing the NOR gate we will use the parameters $C_{1}^{n}=C_{2}^{n}=0.5 \mathrm{aF}, C_{3}=11.7 a F, \quad C_{b}=C_{b 1}=C_{b 2}=$ $4.25 a F, C_{g 1}=C_{g 2}=0.5 a F, C_{L}=9 a F, C_{0}=$ $9 a F, R_{j}=10^{5} \Omega, V_{s}=16 \mathrm{mV}$ and accordingly after running the simulator the output we get is given in Fig. 10(b).


Fig. 10(a) NOR gate


Fig. 10 (b) Simulation result of NOR gate

## 14. EXCLUSIVE OR (XOR) GATE

For implementing the XOR gate we will use the parameters $C_{1}^{n}=C_{2}^{n}=\mathrm{C}_{1}^{\mathrm{P}}=\mathrm{C}_{2}^{\mathrm{P}}=C_{g}=0.5 \mathrm{aF}, C_{3}=$ $11.7 a F, \quad C_{b 1}=C_{b 2}=C_{b}=4.25 a F, C_{g 1}=C_{g 2}=$ $0.5 a F, C_{L}=9 a F, C_{0}=8 a F, C_{j}=0.1 \mathrm{aF}, R_{j}=10^{5}$ $\Omega, V_{s}=16 \mathrm{mV}$ and accordingly after running the simulator the output we get is given in Fig. 11(b).


Fig. 11(a) XOR gate


Fig. 11(b) simulation result of XOR gate

## 15. DESIGN OF A 4-BIT COMPARATOR

Here we consider two binary numbers $A$ and $B$ of bit lengths 4 which are given as follows:

$$
\left.\begin{array}{c}
\mathrm{A}=\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}  \tag{22}\\
\mathrm{~B}=\mathrm{B}_{3} \mathrm{~B}_{2} \mathrm{~B}_{1} \mathrm{~B}_{0}
\end{array}\right\} .
$$

where each suffixed letter represents one of the digits in the number. Both the two numbers are equal if all pairs of corresponding bits are equal i.e., if $A_{3}=B_{3}, A_{2}=B_{2}$ and $A_{1}=B_{1}$ and $A_{0}=B_{0}$. As the numbers are binary, the bits are either 1 or 0 and the equality relation of each pair of bits can be expressed logically by an equivalence f unction given in equation (23):

$$
\begin{equation*}
x_{i}=A_{i} B_{i}+A_{i}^{\prime} B_{i}^{\prime} \quad i=0,1,2,3 \tag{23}
\end{equation*}
$$

where $x_{i}=1$ only if the pair of bits in position $i$ are equal, i.e., if both are 1 's or both are 0's.
The equality of the two numbers, $A$ and $B$, is displayed in a combinational circuit by an output binary variable which we designate by the symbol $(\mathrm{A}=\mathrm{B})$ shown in Fig. 12(a)[given in a separate page extra page due to its large size]. This binary variable is equal to 1 if the input numbers, A and B , are equal, and it is equal to 0 if they are not equal. If the equality condition exist, then all $x_{i}$ variables must be equal to 1 . This indicates an AND operation [20] of all variables:
( $\mathrm{A}=\mathrm{B}$ ) $=\mathrm{x}_{3} \mathrm{x}_{2} \mathrm{x}_{1} \mathrm{x}_{0}$
the binary variable ( $\mathrm{A}=\mathrm{B}$ ) is equal to 1 if and only if all pairs of digits of the two numbers are equal.
When we want to examine whether A is greater than or less than $B$, we investigate the relative magnitudes of the pairs of corresponding bits commencing from the most significant bit position. If the two bits are equal, we compare the next lower significant pair of bits. This comparison continues until a pair of unequal bits is faced. If the corresponding bit of A is 1 and that of $B$ is 0 , we conclude that $A>B$. If the corresponding bit of $A$ is 0 and that of $B$ is 1 , we decide that $A<B$. The sequential comparison can be expressed logically by the following two Boolean functions (25) and (26) as follows.
$(\mathrm{A}>\mathrm{B})=\mathrm{A}_{3} \mathrm{~B}^{\prime}{ }_{3}+\mathrm{x}_{3} \mathrm{~A}_{2} \mathrm{~B}^{\prime}{ }_{2}+\mathrm{x}_{3} \mathrm{x}_{2} \mathrm{~A}_{1} \mathrm{~B}^{\prime}{ }_{1}+\mathrm{x}_{3} \mathrm{x}_{2} \mathrm{x}_{1} \mathrm{~A}_{0} \mathrm{~B}^{\prime}{ }_{0}$
$(\mathrm{A}<\mathrm{B})=\mathrm{A}^{\prime}{ }_{3} \mathrm{~B}_{3}+\mathrm{x}_{3} \mathrm{~A}^{\prime}{ }_{2} \mathrm{~B}_{2}+\mathrm{x}_{3} \mathrm{x}_{2} \mathrm{~A}^{\prime}{ }_{1} \mathrm{~B}_{1}+\mathrm{x}_{3} \mathrm{x}_{2} \mathrm{x}_{1} \mathrm{~A}^{\prime}{ }_{0} \mathrm{~B}_{0}$

The symbols ( $\mathrm{A}>\mathrm{B}$ ) and ( $\mathrm{A}<\mathrm{B}$ ) are binary output variables which are equal to 1 when ( $\mathrm{A}>\mathrm{B}$ ) and $(\mathrm{A}<\mathrm{B})$ respectively. The circuit drawn in the blue box in Fig. 12(b) with the assistance of the equations (24), (25) and (26).
[Note: Fig. 12(a) A 4-bit Comparator based on LTG representing IC type 74L85 is given in the last separate page due to its large size.]


Fig. 12 (b) circuit representing Fig. 12 (a)


Fig. 12 (c) chip form of Fig. 13(a) (called 74L85)

## 16. DESCRIPTION OF 74L85 COMPARATOR

We have elaborately tried to implement the circuit of a 4-bit comparator of IC type 74L85 and which is depicted in Fig. 12(a). The Fig. 12(a) is pictorially represented by Fig. 12 (b). The IC type 74L85 is functionally implemented with the help of this Fig. 12 (b).

When we are interested in making the chip executable, first work is to provide power supply. As we know, the circuits like adder, multiplier start executing from LSB, on the contrary a comparator comparing more than 2-bits data commence comparing from the MSB and goes towards LSB. We take two data A and B having the same word length. The data values of A and B may be different or the same, whatever may be, the comparator will provide the decision like a signum function. For the case of an IC 74L85, the data inputs will be of two parts with 4-bits each and the output will be of 3-bits. In the input side data can be any binary numbers of four bits whereas in the output will be of only one bit high and other two bits will be of low. All the three bits are expressing the output depending upon the inputs.

## 17. 4-bit Comparator

A Comparator is a combinational circuit which compares two binary numbers for comparing whether one binary number is equal to, less than or greater than the other number. We logically design a circuit which is having two input data $A$ and $B$ of 4 bits each, and three output terminals, one for $(A>B)$ condition, one for $(A=B)$ condition and one for $(A<B)$ condition.

When we are considering four bit comparison, the only Fig. 13(a) is sufficient to manipulate the data in the input side to provide output. In this case the three cascading input terminals indicated by $\operatorname{input}(\mathrm{A}<\mathrm{B})$, input( $\mathrm{A}>\mathrm{B}$ ) and $\operatorname{input}(\mathrm{A}=\mathrm{B})$ are kept in don't care condition, the only exception is that when the comparing data all are equal, we set $\operatorname{input}(\mathrm{A}<\mathrm{B})=\mathrm{L}$, $\operatorname{input}(\mathrm{A}>\mathrm{B})=\mathrm{L}$ and $\operatorname{input}(\mathrm{A}=\mathrm{B})=\mathrm{H}$. The input-output relationship is shown in Table-1. The marks ' $x$ ' in the Table8 indicate "don't care".

## Table-8

| Inputs being compared |  |  |  | Cascading Inputs |  |  | Output of 4-bit comparator |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3,B3 | A2,B2 | A1,B1 | A0,B0 | A>B | A<B | $\mathrm{A}=\mathrm{B}$ | A $>$ B | A<B | $\mathrm{A}=\mathrm{B}$ |
| A3>B3 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | H | L | L |
| A3<B3 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | L | H | L |
| A3=B3 | A2>B2 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | H | L | L |
| A3=B3 | A2<B2 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | L | H | L |
| A3=B3 | $\mathrm{A} 2=\mathrm{B} 2$ | A1>B1 | $\times$ | $\times$ | $\times$ | $\times$ | H | L | L |
| A3 $=$ B3 | A2 $=$ B2 | A1<B1 | $\times$ | $\times$ | $\times$ | $\times$ | L | H | L |
| A3 $=$ B3 | A2 $=$ B2 | A1=B1 | A $0 \times B 0$ | $\times$ | $\times$ | $\times$ | H | L | L |
| A3=B3 | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B1}$ | A $0<B 0$ | $\times$ | $\times$ | $\times$ | L | H | $L$ |
| A3 $=$ B3 | A2 $=$ B2 | A1=B1 | $\mathrm{AO}=\mathrm{BO}$ | L | L | H | L | L | H |

Before Cascading: When we are interested in what happens if we take the all possible inputs for cascading inputs i.e., for $\operatorname{input}(\mathrm{A}<\mathrm{B})$, input( $\mathrm{A}>\mathrm{B}$ ) and input( $\mathrm{A}=\mathrm{B})$. The input-output combinations we get from Fig. 12(a) /Fig.12(c) is written in Table-9. From the Table-9, we observe that when the comparing input data A and B are equal, the outputs (in the red colour box) are not acceptable, because at the same time two or three output levels can't be HIGH or three output levels can't be LOW for a comparator. Only one output level will be HIGH and other two will be LOW for a comparator. As the comparator output condition levels are violating for the cases indicating by the red color box in Table-9, so all the cascading inputs in the red color box will not be taken in consideration. So the modified table to be accepted when two or more 4-bit comparators are in cascaded connection is given in Table-10. Table-9

| Inputs being compared |  |  |  | Cascading Inputs |  |  | Output of 4-bit comparator |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3,B3 | A2,B2 | A1,B1 | AO,BO | A>B | A<B | $\mathrm{A}=\mathrm{B}$ | A>B | A<B | A=B |
| A3>B3 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | H | L | L |
| A3<B3 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | L | H | L |
| A3=B3 | A2>B2 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | H | L | L |
| A3=B3 | A2<B2 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | L | H | L |
| A3=B3 | A2=B2 | A1>B1 | $\times$ | $\times$ | $\times$ | $\times$ | H | L | L |
| A3 $=$ B3 | A2=B2 | A1<B1 | $\times$ | $\times$ | $\times$ | $\times$ | L | H | L |
| A3 $=$ B3 | $\mathrm{A} 2=\mathrm{B} 2$ | A1=B1 | A0>BO | $\times$ | $\times$ | $\times$ | H | L | L |
| A3 $=$ B3 | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | A0<BO | $\times$ | $\times$ | $\times$ | L | H | L |
| A3=B3 | $\mathrm{A} 2=\mathrm{B} 2$ | A1=B1 | $\mathrm{AO}=\mathrm{BO}$ | H | L | L | H | L | L |
| A3 $=$ B3 | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{AO}=\mathrm{BO}$ | L | H | L | L | H | L |
| A3 $=$ B3 | $\mathrm{A} 2=\mathrm{B} 2$ | A1=B1 | $\mathrm{AO}=\mathrm{BO}$ | L | L | H | L | L | H |
| A3=B3 | A2=B2 | A1=B1 | A0=B0 | H | L | H | H | L | ${ }^{\mathrm{H}}$ |
| A3=B3 | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{AO}=\mathrm{BO}$ | H | H | H | H | H |  |
| A3=B3 | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $\mathrm{AO}=\mathrm{BO}$ | L | H | H | L | H |  |
| A3=B3 | $\mathrm{A} 2=\mathrm{B} 2$ | A1=B1 | $\mathrm{AO}=\mathrm{BO}$ | H | H | L | H | H |  |
| A3 $=$ B3 | $\mathrm{A} 2=\mathrm{B} 2$ | A1=B1 | $\mathrm{AO}=\mathrm{BO}$ | , L | L | L | 17 | L |  |

We are considering the kelements in the box as don't care for simplification of the table. For the expected working circuit two or three cascading inputs can't be H at the same time. Three of the cascading inputs can't be $L$ at the same time also.
Table-10

| Inputs being compared |  |  |  | Cascading Inputs |  |  | Output of 4-bit comparator |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3, B3 | A2, B2 | A1, B1 | AO,BO | $A>B$ | A<B | $A=B$ | $A>B$ | A<B | $A=B$ |
| A3>B3 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | H | L | L |
| A3<B3 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | 1 | H | L |
| A3 $=$ B3 | A $2>B 2$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | H | L | L |
| A3 $=$ B3 | A2<B2 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | L | H | L |
| $A 3=83$ | $A 2=B 2$ | A1>B1 | $\times$ | $\times$ | $\times$ | $\times$ | H | L | L |
| A3 $=83$ | $A 2=B 2$ | A1<B1 | $\times$ | $\times$ | $\times$ | $\times$ | 1 | H | L |
| A3 $=13$ | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | AOPBO | $\times$ | $\times$ | $\times$ | H | L | 1 |
| A3 $=83$ | A2 $=12$ | $\mathrm{A} 1=\mathrm{B1}$ | $A 0<B O$ | $\times$ | $\times$ | $\times$ | L | H | L |
| A3 $=$ B3 | $\mathrm{A} 2=\mathrm{B} 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $A 0=B O$ | H | 1 | $L$ | H | 1 | L |
| A3=B3 | A2 $=$ B2 | $\mathrm{A} 1=\mathrm{B} 1$ | $A 0=80$ | L | H | L | 1 | H | L |
| A3 $=$ B3 | $A 2=B 2$ | $\mathrm{A} 1=\mathrm{B} 1$ | $A 0=B 0$ | L | 1 | H | L | L | H |

$X=$ don't care, $H=$ high level, $L=$ Low level


Fig. 13 8-bit comparator

## 18. 8-BIT COMPARATOR

After Cascaded connection: Two 8-bit numbers compared by cascading two 4 -bit comparators U1 and U2 is shown in Fig.13. The output of the lower order comparator (U1) [ i.e, when inputs $\mathrm{A}=(\mathrm{A} 3, \mathrm{~A} 2, \mathrm{~A} 1, \mathrm{~A} 0)$ and $\mathrm{B}=(\mathrm{B} 3, \mathrm{~B} 2, \mathrm{~B} 1, \mathrm{~B} 0)]$ at terminals $5(0 \quad \mathrm{~A}=\mathrm{B}), 6(\mathrm{O} \mathrm{A}>\mathrm{B})$, and $7(\mathrm{O} \mathrm{A}<\mathrm{B})$ are connected respectively to the corresponding cascading inputs of the higher-order comparator (U2). In the lower order comparator (U1), the $\mathrm{A}=\mathrm{B}$ cascading input (terminal 4) must be connected to HIGH level input. And the other two cascading inputs $\mathrm{A}>\mathrm{B}$ (terminal 3 ) and $\mathrm{A}<\mathrm{B}$ (terminal 2 ) must be connected to LOW. The outputs of the higher-order comparator (U2) will be the outputs of the 8 -bit comparator. If anybody is interested in making a circuit for comparing more than 8-bits then he/she can connect the circuit like Fig. 14 for comparing $4 \times n$ bits, where $n=3,4,5 \ldots$. So he /she can use a $4 n$-bit comparators.


Fig. 14 a 4n-bit Comparator

## 19. DISCUSSION

Now we are interested in determining the processing delay of any two-/three-/four-input logic gates, combinational and sequential circuits based on the LTG gates. To find out the delay of a logic gate we have to take the consideration of involving critical voltage $V_{c}$ given in equations (6) and (7), as well as the tunnel junction capacitance $C_{j}$. However, assuming at $T=0 K$, the switching/processing delay of a logic gate can be calculated by using the approach [1,7, 8, 9].
delay $=-\left(e\left|\ln \left(P_{\text {error }}\right)\right| R_{t}\right) /\left(\left|V_{j}\right|-V_{c}\right)$
where $V_{j}$ is the junction voltage and $V_{c}$ is the critical (threshold) voltage

The slowest switching happens whenever the tunnel junction voltage $V_{j}$ has the value greater than the critical voltage $V_{c}$, i.e.,
$\left|V_{j}\right|>V_{c}$, but very close to it. This must happen, for instance, for the case of a 2-input NOR gate, when only $V_{\text {in } 1}$ is logic 1, resulting $V_{j}=11.8 \mathrm{mV}$, the critical voltage of the tunnel junction voltage $V_{c}$ is 11.58 mV . We consider that the probability of error change $P_{\text {error }}=10^{-12}$ and the junction resistance $R_{t}=10^{5} \Omega$. We obtain a gate delay equal to $0.07281\left|\ln \left(P_{\text {error }}\right)\right| \mathrm{ns}=1.675 \mathrm{~ns}$. In the same manner, we are capable of calculating the circuit delays and they are tabulated in Table-11.

Table-11

| Gate | Area | Delay | Switching <br> Energy |
| :--- | :--- | :--- | :--- |
| inverter | 09 elements | $0.022\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 10.4 meV |
| 2-input NOR | 14 elements | $0.072\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 10.7 meV |
| 2-input OR | 14 elements | $0.062\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 10.8 meV |
| 2-input NAND | 14 elements | $0.080\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 10.7 meV |
| 2-input AND | 14 elements | $0.062\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 10.8 meV |
| 2-input XOR | 20 elements | $0.102\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 21.2 meV |
| D latch | 65 elements | $0.342\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 53.2 meV |
| 3-input OR | 28 elements | $0.104\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 21.6 meV |
| 4-input OR | 42 elements | $0.104\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 32.4 meV |
| 3-input AND | 28 elements | $0.104\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 21.6 meV |
| 4-input AND | 42 elements | $0.104\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 32.4 meV |
| 4-bit Comparator | 604 elements | $0.528\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 491.9 meV |
| 8-bit Comparator | 1208 elements | $1.056\left\|\ln \left(P_{\text {error }}\right)\right\| \mathrm{ns}$ | 983.8 meV |

When an electron passes through the tunnel junction, the amount of total energy in the circuit changes after the tunneling. So the difference between the energies before and after the tunneling event is calculated by the equation (22)
$\begin{aligned} \Delta E= & E_{\text {before tunnel }}-E_{\text {after tunnel }} \\ & =-e\left(V_{c}-\left|V_{j}\right|\right) \cdots \ldots \ldots \ldots \ldots \ldots . .\end{aligned}$
and this $\Delta E$ is the amount of switching energy consumed while a tunneling event occurs in the tunneling circuit.

Here we have drawn the curves of the switching delay as a function of the switching error probability in Fig. 15(a) and the switching delay as a function of the unit capacitance C which is drawn in Fig. 15(b).


Fig. 15(a) Delay vs. Error Probability


Fig. 15 (b) Delay Vs. capacitance
We have also found out the area/element numbers for all gates, their switching delay, and switching energy consumptions for the corresponding individual linear threshold gates (using the same methodology as accepted for the Boolean gates). The switching energy vs. elements diagram regarding our present LTG based circuits is shown in Fig. 16.


Fig. 16. Switching energy vs. elements
From the Table-11 we observe that the time delay for the 4bit comparator as well as IC Type 74L85 is $0.528\left|\ln \left(P_{\text {error }}\right)\right|$ ns , for 8 -bit comparator time costs for processing is $1.056\left|\ln \left(P_{\text {error }}\right)\right| \mathrm{ns}$ and in general for a 4 n -bit comparator the processing delay will be $0.528 \mathrm{n}\left|\ln \left(P_{\text {error }}\right)\right|$ ns. In this case time delay is directly proportional to number of 4-bit comparators or IC Type 74L85.

Given that the value of $P_{\text {error }}$ equals to $10^{-16}$, so the time delay for a 8 -bit comparator to provide the first decision about the two 8 -bit input data being compared is 19.45 ns . Therefore the fan-out rate is $=\frac{1}{19.45 \mathrm{~ns}} \approx 51.413881 \mathrm{GHz}$.

Table-12

| Gate or circuit | SET logic <br> circuits | TLG based <br> delays When <br> $P_{\text {error }}=10^{-16}$ |
| :--- | :---: | :---: |
| inverter | 8 | 0.81 ns |
| 2-input NOR | 4 | 2.65 ns |
| 2-input OR | 4 | 2.28 ns |
| 2-input NAND | 4 | 2.94 ns |
| 2-input AND | 4 | 2.28 ns |
| 2-input XOR | 4 | 3.76 ns |
| D latch | 32 | 12.6 ns |
| 3-input OR | 8 | 3.83 ns |
| 4-input OR | 8 | 3.83 ns |
| 3-input AND | 8 | 3.83 ns |
| 4-input AND | 8 | 3.83 ns |
| 4-bit Comparator | 40 | 19.45 ns |
| 8-bit Comparator | 80 | 39.90 ns |

20. SWITCHING DELAYS OF LTG AND SET

The time delay or the processing delay for a CMOS logic gate like NAND, NOR, XOR is 12ns [20], whereas the time required for tunneling through a single electron transistor (SET) is approximately close to $4 \mathrm{~ns}[4,5,16,18]$. The XOR gate using conventional logic circuits needs 16 transistors, whereas the same function can be implemented with the help of just one SET [3, 5, 6, 11] i.e. number of nodes can be reduced to 1 instead of 16 .
Assuming that that error probability is $10^{-16}$ then the delay for the 2 -input OR gate will be 2.28 ns and similarly the other delays for the other gates used in implementing the IC chip 74 L 85 can be calculated and are all shown in Table-12. It is transparent that the LTG based circuit is faster than the SET based circuit when $P_{\text {error }}=10^{-16}$. The comparison of delays for SET and LTG gate based circuits is drawn by a bar diagram in Fig. 16.


Fig. 16 Delay comparison of SET and LTG

## 21. CONCLUSION

We discussed a novel design of threshold logic gates implemented in single electron transistor technology, where the basic operating principle is single electron transport phenomenon. A generic Linear Threshold Logic Gate implementation is elaborately discussed and from which we
have obtained a family of logic gates like AND, NAND, OR. We have also derived the threshold logic equations for different logic gates. All the 2-input logic gates along with 3input AND gate and 4-input AND/OR gates have been implemented and are verified by means of simulation using SIMON. The number of elements like true capacitors, junction capacitor for logic gates, their delays, power consumed by them are shown in a tabular form and their related curves or bar diagram are produced in due places. With the help of the different logic gates we have implemented a 4-bit comparator and by this single comparator unit we have been able to build 8 -bit or 4 n -bit comparator. In single electron tunneling technology, we observe that the threshold logic gates are at least 3 times faster than CMOS based logic gates. The operating temperature is kept very close to 0 K in real operation. At last we find that the implemented comparator providing the fan-out is the order of $\mathrm{O}\left(10^{9}\right)$.

## 22. REFERENCES

[1] Anup Kumar Biswas,"State Transition Diagram for A Pipeline Unit based on Single Electron Tunneling". International Journal of Engineering Research \& Technology (IJERT) Vol. 10 Issue 04, April-2021
[2] Anup Kumar Biswas, "Design of A Pipeline for A Fixed-Point Multiplication using Single Electron Tunneling Technology", International Journal of Engineering Research \& Technology (IJERT), Vol. 10 Issue 04, April-2021 pp. 86-98
[3] Souvik Sarkar1, Anup Kumar Biswas2, Ankush Ghosh1, Subir Kumar Sarkar1 "Single electron based binary multipliers with overflow detection", International Journal of Engineering, Science and Technology Vol. 1, No. 1, 2009, pp. 61-73
[4] A. K. Biswas and S. K. Sarkar: "An arithmetic logic unit of a computer based on single electron transport system": Semiconductor Physics, Quantum Electronics \& Opt-Electronics. 2003. Vol 6. No.1, pp 91-96
[5] A.K. Biswas and S. K. Sarkar: "Error Detection and Debugging on Information in Communication System Using Single Electron Circuit Based Binary Decision Diagram." Semiconductor Physics Quantum electronics and opt electronics, Vol. 6, pp.1-8, 2003
[6] Alexander N. Korotkov, "Single-electron logic and memory devices" INT. ELECTRONICS, 1999, Vol. 86, No. 5, 511- 547
[7] Casper Lageweg, Student Member, IEEE, Sorin Cot,ofaňa, Senior Member, IEEE, and Stamatis Vassiliadis, Fellow, IEEE "Single Electron Encoded Latches and Flip-Flops" IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 3, NO. 2, JUNE 2004
[8] C. Lageweg, S. Cot,fan־a, and S. Vassiliadis, "A linear threshold gate implementation in single electron technology," in IEEE Computer

Society VLSI Workshop, Apr. 2001, pp. 93- A. Korotkov, "Singleelectron logic and memory devices," Int. J. Electron., vol. 86, no. 5, pp. 511-547, 1999.
[9] K. Likharev, "Single-electron devices and their applications," Proc. IEEE, vol. 87, pp. 606-632, Apr. 1999.
[10] A. Korotkov, R. Chen, and K. Likharev, "Possible performance of capacitively coupled single-electron transistors in digital circuits," J. Appl. Phys., vol. 78, pp. 2520-2530, Aug. 1995.
[11] J. R. Tucker, "Complementary digital logic based on the "Coulomb blockade"," J. Appl. Phys., vol. 72, no. 9, pp. 4399-4413, Nov. 1992.
[12] A. Korotkov and K. Likharev, "Single-electron-parametron-based logic devices," J. Appl. Phys., vol. 84, no. 11, pp. 6114-6126, Dec. 1998.
[13] C. Wasshuber, H. Kosina, and S. Selberherr, "SIMON-A simulator for single-electron tunnel devices and circuits," IEEE Trans. Computer- Aided Design, vol. 16, pp. 937-944, Sept. 1997.
[14] A. B. Zorin, S. V. Lotkhov, H. Zangerle, and J. Niemeyer, "Coulomb blockade and cotunneling in single electron circuits with on-chip resistors: Toward the implementation of the R pump," J. Appl. Phys., vol. 88, no. 5, pp. 2665-2670, Sept. 2000.
[15] T. Oya, T. Asai, T. Asai, T. Fukui, and Y. Amemiya, "A majoritylogic device using and irreversible single-electron box," IEEE Trans. Nanotechnol.,vol. 2, pp. 15-22, Mar. 2003.
[16] Z. Durrani, A. Irvine, and H. Ahmed, "Coulomb blockade memory using integrated single-electron transistor/metal-oxidesemiconductor transistor gain cells," IEEE Trans. Electron Devices, vol. 47, pp. 2334-2339, Dec. 2000.
[17] J. Millman and C. C. Halkias; Integrated Electronics- Analog and Digital Circuits and Systems_McGraw Hill Education; 2 edition
[18] Kai Hwang and Naresh Jetwani, " Advanced Computer Architecture parallelism, scalability, programability" chapter $6,2^{\text {nd }}$ edition McGraw Hill
[19] Millman's Electronic Devices \& Ciruits 4th Edition (English, Paperback, Millman Jacob)
[20] H. MORRIES MANO, Digital Logic and Computer Design. Prentice Hall of India Chapter-5, $17^{\text {th }}$ Indian Edition, 1999

## BIOGRAPHY

Anup Kumar Biswas is an Assistant Professor in the Department of Commuter Science and Engineering in Kalyani Govt. Engineering College. He is awarded his PhD[Engg.] degree in the stream of Electronics and Telecommunication Engineering from Jadavpur University in the year 2006. He has engaged in teaching and research activities since the last 16 years. His Specialization field is nanotechnology especially single electron tunneling technology. Dr. Biswas has published several papers in various national, international conferences and journals.


Fig. 12(a) A 4-bit Comparator based on LTG representing IC type 74L85

