

Intrinsic carrier mobility of multi-layered MoS₂ field-effect transistors on SiO₂

N. R. Pradhan,^{1,a)} D. Rhodes,¹ Q. Zhang,¹ S. Talapatra,² M. Terrones,³ P. M. Ajayan,⁴ and L. Balicas^{1,b)}

¹National High Magnetic Field Laboratory, Florida State University, Tallahassee, Florida 32310, USA

²Physics Department, Southern Illinois University, Carbondale, Illinois 62901-4401, USA

³Department of Physics, Department of Materials Science and Engineering and Materials Research Institute, The Pennsylvania State University, University Park, Pennsylvania 16802, USA

⁴Department of Mechanical Engineering and Materials Science, Rice University, Houston, Texas 77005, USA

(Received 12 January 2013; accepted 19 March 2013; published online 27 March 2013)

By fabricating and characterizing multi-layered MoS₂-based field-effect transistors in a four terminal configuration, we demonstrate that the two terminal-configurations tend to underestimate the carrier mobility μ due to the Schottky barriers at the contacts. For a back-gated two-terminal configuration, we observe mobilities as high as $91 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ which is considerably smaller than $306.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ as extracted from the same device when using a four-terminal configuration. This indicates that the intrinsic mobility of MoS₂ on SiO₂ is significantly larger than the values previously reported, and provides a quantitative method to evaluate the charge transport through the contacts. © 2013 American Institute of Physics. [<http://dx.doi.org/10.1063/1.4799172>]

Transition metal dichalcogenides are layered materials characterized by strong in-plane covalent bonding and weak inter-planar van der Waals coupling. Similarly to graphene, these weak interactions allow the exfoliation of these materials into two-dimensional layers with just a few or even a single layer thickness.¹ These compounds have been studied for decades, but recent advances in nanoscale characterization and device fabrication have opened up the potential for applications of thin, two-dimensional layers of dichalcogenides in nanoelectronics^{2,3} and in optoelectronics.⁴ Bulk compounds such as MoS₂, MoSe₂, WS₂, and WSe₂ exhibit indirect bandgaps in the order of 1.3 eV which are expected to become direct bandgaps in single layers, thus making them excellent candidates for the development of photodetectors and electroluminescent devices.

Inspired by the extremely large carrier mobilities observed in graphene,⁵ i.e., in excess of $100\,000 \text{ cm}^2/\text{V s}$, much of the recent experimental effort is devoted to finding ways of increasing the carrier mobility in field-effect transistors (FETs) based on single- or few-layered dichalcogenides. For example, the deposition of a high- κ dielectric layer (i.e., HfO₂) followed by a metallic top-gate onto exfoliated single-layer MoS₂ on SiO₂ substrates was found to increase the mobility by nearly two orders of magnitude⁶ to $\sim 200 \text{ cm}^2/\text{V s}$. For FETs based on 5 to 12 nm thick exfoliated MoS₂ single-crystals on 300 nm SiO₂ substrates,⁷ the mobility is found to remain nearly independent of the length ℓ_c of the conduction channel for $0.5 \leq \ell_c \leq 2 \mu\text{m}$ implying that by decreasing the thickness of the SiO₂ layer, it would, in principle, be possible to maintain high mobilities in devices having $\ell_c \sim 10 \text{ \AA}$. Finally, a combination of Sc contacts with Al₂O₃ as the dielectric used in a top gate configuration⁸ was shown to lead to mobilities as high as $700 \text{ cm}^2/\text{V s}$ at room temperature. Remarkably, the authors of Ref. 8 demonstrated the existence of sizeable Schottky barriers for virtually all metals used for the electrical contacts, even when the current-voltage

characteristics display Ohmic behavior which is attributed to thermally assisted tunneling.

Sizeable Schottky barriers at the level of the contacts limit the current output of field-effect transistors which leads to lower, extrinsic values for the mobility of the charge carriers if their response is measured in a two-contact configuration. Here, we show by using a four-contact configuration, which eliminates the role of the contacts, that the intrinsic carrier mobility of FETs based on multi-layered (~ 20 layers thick) MoS₂ on SiO₂ is nearly one order of magnitude higher than previously reported for back gated devices, i.e., $\simeq 300 \text{ cm}^2/\text{V s}$ when compared to a few tenths of $\text{cm}^2/\text{V s}$, see, for example, Ref. 7. Thus, a simple comparison between the mobilities obtained for either configuration of electrical contacts, i.e., 4 versus 2 contacts provides a simple way to extract the intrinsic mobility of any given device and a way to evaluate the quality of the contacts at the metal-semiconductor interface, i.e., the higher and the closer are the values of the mobility measured in each configuration, the lower the height of the Schottky barrier.

Single layers of MoS₂ were exfoliated from commercially available crystals of molybdenite (SPI Supplies Brand Moly Disulfide) using the scotch-tape micromechanical cleavage technique, and transferred onto *p*-doped Si wafers covered with a 300 nm thick layer of SiO₂. Contacts were patterned by using standard e-beam lithography techniques. For making the electrical contacts, 90 nm of Au was deposited onto a 4 nm layer of Ti via e-beam evaporation. After gold deposition, the devices were annealed at 200 °C for ~ 2 h in forming gas. Atomic force microscopy (AFM) imaging was performed using the Asylum Research MFP-3D AFM. Electrical characterization was performed with a Keithley 2612A dual sourcemeter coupled to a Physical Parameter Measurement System.

Figure 1(a) shows an optical microscopy image of one of our devices based on multi-layer MoS₂ in a 8 contacts configuration, i.e., 6 contacts which can be used for 4 point resistivity and Hall-effect measurements (which will not be discussed here) and 2 contacts for current injection. For the

^{a)}pradhan@magnet.fsu.edu

^{b)}balicas@magnet.fsu.edu




FIG. 1. (a) Photograph of one of our multi-layered MoS₂ field-effect transistors as observed through an optical microscope. Gold pads correspond to voltage (pads labeled as 1, 2, 3, 4, 5, and 6) and current leads (pads labeled as I⁺ and I⁻). The distance ℓ_c between current leads is 11 μm , the separation ℓ_v between voltage leads 1 and 2, or 3 and 4 is 6.5 μm while the average width of the flake is 11.6 μm . (b) Sketch of one of our devices when measured in a four terminal configuration. (c) Atomic force microscopy image (top view) across the edge of the device previously is shown in (a) and (b), respectively. Inset: lateral AFM perspective of the edge of the device. Blue line and white lines indicate the line along which the height profile shown in (d) was measured. (d) Height profile across the edge of the device indicating a thickness of ≈ 120 Å or approximately 19 atomic layers.

four terminal measurements shown here, the voltage was measured between gold leads 1 and 2 and also between 3 and 4. We checked that the results being displayed and discussed below are consistent with the results obtained in another two devices, one revealing similar mobilities and a second one displaying lower mobilities, i.e., in the order of tenths of $\text{cm}^2/\text{V s}$. Fig. 1(b) displays a sketch of the field-effect transistor and of the configuration of measurements used. Fig. 1(c) shows an AFM image around the edge of the FET. The thickness of the MoS₂ crystal was measured by scanning the AFM tip along the blue line (or along the white line in the inset). Fig. 1(d) shows the resulting height profile when scanning the AFM tip from the SiO₂ substrate towards the surface of the MoS₂ crystal, it shows a step of approximately 12 nm, indicating that our device is composed of nearly 19 mono-layers.

Figure 2(a) shows the drain-current I_{ds} as a function of back-gate voltage V_{bg} for several constant values of the voltage V_{12} between voltage leads. In agreement with all previous reports, MoS₂ shows unipolar response. Fig. 2(b) shows I_{ds} as a function of V_{bg} for $V_{12} = 71$ mV, from the slope (red line corresponds to a linear fit) we extract the carrier mobility through the expression⁹

$$\mu = \left[\frac{\ell_v}{wC_i} \right] \times \left[\left(d \left(\frac{I_{ds} - I_0}{V_{12}} \right) / dV_{bg} \right) \right], \quad (1)$$

where $C_i = 11.505 \times 10^{-9} \text{F}/\text{cm}^2$ is the capacitance between the gate and the channel for a 300 nm layer of SiO₂ ($C_i = \epsilon_0 \epsilon_r / d$; $\epsilon_r = 3.9$; $d = 300$ nm), ℓ_v is the distance between the voltage leads 1 and 2, w is the width of the channel, and I_0 is the current in the subthreshold regime.¹⁰ Remarkably, the value of the extracted mobility is sizeable, i.e., $306.5 \text{ cm}^2/\text{V s}$ and to the best of our knowledge, this is largest value for the mobility of a MoS₂ based FET on SiO₂ without the use of any “dielectric engineering”. This value is

independent of the constant voltage V_{12} , i.e., for each trace in Fig. 2(a), one systematically obtains $(305 \pm 30) \text{ cm}^2/\text{V s}$. This value is close to the calculated intrinsic mobility of MoS₂ based FETs on SiO₂, i.e., $\sim 410 \text{ cm}^2/\text{V s}$ and which is predicted to be limited by optical phonon scattering.¹¹ It is larger than the value of $217 \text{ cm}^2/\text{V s}$ previously reported for




FIG. 2. (a) Electrical current I_{ds} flowing through the current leads as a function of the back-gate voltage V_{bg} for several constant values of the voltage V_{12} across the voltage leads. (b) Based on Eq. (1), from the slope of I_{ds} as a function of V_{bg} acquired under a constant value $V_{12} = 71$ mV, one extracts a carrier mobility $\mu = 306.5 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$.

single-layered MoS₂ using HfO₂ in a top gate configuration.⁶ We have performed the same measurements for different pairs of voltage leads in all devices finding variations of about 10% in the extracted values of the mobility in any given device.

Figure 3(a) shows the same I_{ds} as a function of back-gate voltage V_{bg} previously shown in Fig. 2(a), but in a logarithmic scale. As seen, by scanning the back-gate voltage V_{bg} from ~ -15 to 10 V, I_{ds} increases by nearly six orders of magnitude. The subthreshold region is observed for $V_{bg} \lesssim -14$ V and *not* for $V_{bg} \sim 0$ V thus indicating that our MoS₂ FETs are doped with electrons. Fig. 3(b) shows the current I_{ds} as a function of the voltage V_{12} for different values of the back-gate voltage V_{bg} . As expected, the I_{ds} as function of V_{12} displays linear or Ohmic behavior.

Figure 4(a) shows the drain-current I_{ds} as a function of back-gate voltage V_{bg} for several constant values of the voltage V_{ds} between current leads, or the FET I - V characteristics for a two-contact configuration. Fig. 4(b) shows I_{ds} as a function of V_{bg} for $V_{ds} = 5$ mV, from the slope (red line is a linear fit) we extract the carrier mobility through the usual expression

$$\mu = \left(\frac{dI_{ds}}{dV_{bg}} \right) \times \left[\frac{\ell_c}{wV_{ds}C_i} \right], \quad (2)$$

where $C_i = 11.505 \times 10^{-9}$ F/cm² and ℓ_c is the distance between source and drain contacts. Remarkably, even in a




FIG. 3. (a) I_{ds} in a logarithmic scale as a function of the back-gate voltage V_{bg} for several constant values of V_{12} . Notice how I_{ds} increases by $\simeq 6$ orders of magnitude when V_{bg} is swept from -14 to 10 V. (b) Current I_{ds} as a function of the voltage V_{12} for several values of constant back-gate voltage V_{bg} . Notice the nearly linear or Ohmic-like behavior. The four-terminal resistance of the flake $\simeq 87.7$ k Ω can be extracted from the inverse of the slope of the $V_{bg} = 0$ V curve.




FIG. 4. (a) Electrical current I_{ds} flowing through the current leads as a function of the back-gate voltage V_{bg} for several constant values of the voltage V_{ds} across the current leads. (b) Based on Eq. (2), from the slope of I_{ds} as a function of V_{bg} acquired under a constant value $V_{ds} = 5$ mV one extracts a carrier mobility $\mu = 91$ cm²V⁻¹s⁻¹.

two contact configuration we obtain a carrier mobility of 91 cm²/V s, which is higher than the mobilities reported by other groups, e.g., Ref. 7, for multi-layered MoS₂ on SiO₂. We have verified in this device that all the possible 2-terminal configurations, contacts I^+ , I^- , contacts 1 and 2, and contacts 3 and 4, systematically lead to smaller but similar values of the 2-terminal mobility when compared to a 4-terminal one. This observation was confirmed in all devices measured by us. We have checked that this value is independent of the applied V_{ds} voltage, one systematically obtains (90 ± 5) cm²/V s. Surprisingly, this value is comparable to the one recently reported¹² for multilayered MoS₂ on a 50 nm thick Al₂O₃ layer, i.e., $\mu \sim 100$ cm²/V s. At first glance, this observation would seem to challenge the notion of “dielectric engineering” as a route for increasing the carrier mobility in dichalcogenide based FETs. As expected, the extracted mobility is considerably smaller, i.e., by factor ~ 3 , than the value extracted from the four-point measurement, which is a clear indication for the role played by the Schottky barriers at the level of the contacts.

Figure 5(a) shows the drain-current I_{ds} in a logarithmic scale as a function of the back-gate voltage V_{bg} for several constant values of the voltage V_{ds} . This is the same data set previously shown in Fig. 4(a) in a linear scale. As seen, for a given value of V_{bg} the amount of current I_{ds} extracted from the device depends strongly on the applied voltage V_{ds} . I_{ds} as function of V_{bg} increases by only ~ 4 orders of magnitude when $V_{ds} \leq 10$ mV, but it is seen to increase by nearly 6 orders of magnitude when $V_{ds} = 500$ mV. This can be easily understood if one considers that the resistance of the contacts is strongly dependent on the back gate bias as shown by Ref. 7; the resistance of the contacts decreases as the MoS₂




FIG. 5. (a) I_{ds} in a logarithmic scale as a function of the back-gate voltage V_{bg} for several constant values of V_{ds} . Notice how I_{ds} increases by ≈ 6 orders of magnitude when V_{bg} is swept from -17.5 to 10 V. (b) Current I_{ds} as a function of the voltage V_{ds} for several values of constant back-gate voltage V_{bg} . Notice the Ohmic-like response. The two-terminal resistance of the flake ~ 280 k Ω can be extracted from the inverse of the slope of the $V_{bg} = 0$ V curve.

crystal is electrically doped under high gate bias, leading to smaller contact resistances. As discussed in Ref. 7, the gate voltage dependence of the resistance of the contacts can be attributed to (i) the existence of a Schottky barrier at the metal/semiconductor interface since the gate voltage changes the tunneling efficiency due to the bending of the band at the metal/semiconductor interface and (ii) to the electrical doping of the semiconductor. Remarkably, and despite the above observations, the I_{ds} as a function of V_{ds} characteristics displayed in Fig. 5(b) shows a remarkably linear or Ohmic dependence, which at first glance would seem at odds with the existence of a sizeable Schottky barrier. However, and as argued in Ref. 8, the linear I - V characteristics is misleading and would result from thermally assisted tunneling through the Schottky barriers. Finally, our room temperature 2- (Fig. 5(a)) and 4-terminal (Fig. 3(a)) measurements indicate that this transistor current on/off ratio exceeds 10^6 .

Therefore, we can conclude that carrier mobility in field-effect transistors based on few-layered transition-metal dichalcogenides, as reported by a number of groups, is strongly limited by non-Ohmic contacts. A problem that has yet to be circumvented. However, and as the present work indicates, a systematic comparison between 4- and 2-terminal configurations for a variety of metals, combinations of

thereof, and treatments should lead to a solution to this important issue. Notice, nevertheless, that a previous study on similar MoS₂ devices using a four-terminal configuration for the contacts¹³ revealed considerably smaller mobilities than the ones reported here. At the moment, we do not have a clear physical explanation for this difference. Another serious mobility limiting factor as discussed in Ref. 14 is the role of the substrates which in the case of SiO₂ leads to charge localization. For example, for the device shown here we have seen a very modest increase in mobility, i.e., $\sim 10\%$, from room temperature to 150 K indicating that optical phonons are not the only relevant scattering mechanism. Naively, one would have expected the suppression of phonon scattering and an effective increase in carrier mobility as the temperature is lowered and as is indeed seen for top gated devices¹⁵ using HfO₂. Therefore, it is quite likely that an atomically flat substrate, free from dangling bonds such as *h*-BN, in combination with the proper electrical contacts, and the use of a high- κ dielectric, might lead one day to unexpectedly high values for the mobility and concomitant on/off ratios in single- and few-layered transition metal dichalcogenides field-effect transistors.

This work was supported by the U.S. Army Research Office MURI Grant No. W911NF-11-1-0362. The NHMFL is supported by NSF through NSF-DMR-0084173 and the State of Florida.

- ¹Q. H. Wang, K. Kalantar-Zadeh, A. Kis, J. N. Coleman, and M. S. Strano, *Nat. Nanotechnol.* **7**, 699 (2012).
- ²B. Radisavljevic, M. B. Whitwick, and A. Kis, *ACS Nano* **5**, 9934 (2011).
- ³H. Wang, L. Yu, Y. H. Lee, Y. Shi, A. Hsu, M. L. Chin, L.-J. Li, M. Dubey, J. Kong, and T. Palacios, *Nano Lett.* **12**, 4674 (2012).
- ⁴Z. Yin, H. Li, H. Li, L. Jiang, Y. Shi, Y. Sun, G. Lu, Q. Zhang, X. Chen, and H. Zhang, *ACS Nano* **6**, 74 (2012); H. S. Lee, S. W. Min, Y. G. Chang, M. K. Park, T. Nam, H. Kim, J. H. Kim, S. Ryu, and S. Im, *Nano Lett.* **12**, 3695 (2012); W. Choi, M. Y. Cho, A. Konar, J. H. Lee, G. B. Cha, S. C. Hong, S. Kim, J. Kim, D. Jena, J. Joo, and S. Kim, *Adv. Mater.* **24**, 5832 (2012).
- ⁵C. R. Dean, A. F. Young, P. Cadden-Zimansky, L. Wang, H. Ren, K. Watanabe, T. Taniguchi, P. Kim, J. Hone, and K. L. Shepard, *Nat. Phys.* **7**, 693 (2011).
- ⁶B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, *Nat. Nanotechnol.* **6**, 147 (2011).
- ⁷H. Liu, A. T. Neal, and P. D. Ye, *ACS Nano* **6**, 8563 (2012).
- ⁸S. Das, H. Y. Chen, A. V. Penumatcha, and J. Appenzeller, *Nano Lett.* **13**, 100 (2013).
- ⁹V. Podzorov, M. E. Gershenson, Ch. Kloc, R. Zeis, and E. Bucher, *Appl. Phys. Lett.* **84**, 3301 (2004).
- ¹⁰V. Podzorov, S. Sysoev, E. Loginova, V. M. Pudalov, and M. E. Gershenson, *Appl. Phys. Lett.* **83**, 3504 (2003).
- ¹¹K. Kaasbjerg, K. S. Thygesen, and K. W. Jacobsen, *Phys. Rev. B* **85**, 115317 (2012).
- ¹²S. Kim, A. Konar, W. S. Hwang, J. H. Lee, J. Lee, J. Yang, C. Jung, H. Kim, J. B. Yoo, J. Y. Choi, Y. W. Jin, S. Y. Lee, D. Jena, W. Choi, and K. Kim, *Nat. Commun.* **3**, 1011 (2012).
- ¹³A. Ayari, E. Cobas, O. Ogundadegbe, and M. S. Fuhrer, *J. Appl. Phys.* **101**, 014507 (2007).
- ¹⁴S. Ghatak, A. N. Pal, and A. Ghosh, *ACS Nano* **5**, 7707 (2011).
- ¹⁵B. Radisavljevic and A. Kis, *arXiv:1301.4947* (2013).