# IP Lookups using Multiway and Multicolumn Search 

Butler Lampson, V Srinivasan and George Varghese<br>blampson@microsoft.com,cheenu@dworkin.wustl.edu,varghese@dworkin.wustl.edu


#### Abstract

IP address lookup is becoming critical because of increasing routing table size, speed, and traffic in the Internet. Our paper shows how binary search can be adapted for best matching prefix using two entries per prefix and by doing precomputation. Next we show how to improve the performance of any best matching prefix scheme using an initial array indexed by the first $X$ bits of the address. We then describe how to take advantage of cache line size to do a multiway search with 6 -way branching. Finally, we show how to extend the binary search solution and the multiway search solution for IPv6. For a database of $N$ prefixes with address length $W$, naive binary search scheme would take $O(W * \log N)$; we show how to reduce this to $O(W+\log N)$ using multiple column binary search. Measurements using a practical (Mae-East) database of 30000 entries yield a worst case lookup time of 490 nanoseconds, five times faster than the Patricia trie scheme used in BSD UNIX. Our scheme is attractive for IPv6 because of small storage requirement ( 2 N nodes) and speed (estimated worst case of 7 cache line reads)


Keywords- Longest Prefix Match, IP Lookup

## I. Introduction

Statistics show that the number of hosts on the internet is tripling approximately every two years [oT]. Traffic on the Internet is also increasing exponentially. Traffic increase can be traced not only to increased hosts, but also to new applications (e.g., the Web, video conferencing, remote imaging) which have higher bandwidth needs than traditional applications. One can only expect further increases in users, hosts, domains, and traffic. The possibility of a global Internet with multiple addresses per user (e.g., for appliances) has necessitated a transition from the older Internet routing protocol (IPv4 with 32 bit addresses) to the proposed next generation protocol (IPv6 with 128 bit addresses).

High speed packet forwarding is compounded by increasing routing database sizes (due to increased number of hosts) and the increased size of each address in the database (due to the transition to IPv6). Our paper deals with the problem of increasing IP packet forwarding rates in routers. In particular, we deal with a component of high speed forwarding, address lookup, that is considered to be a major bottleneck.

When an Internet router gets a packet $P$ from an input link interface, it uses the destination address in packet $P$ to lookup a routing database. The result of the lookup provides an output link interface, to which packet $P$ is forwarded. There is some additional bookkeeping such as updating packet headers, but the major tasks in packet forwarding are address lookup and switching packets between link interfaces.

For Gigabit routing, many solutions exist which do fast switching within the router box [NMH97]. Despite this, the problem of doing lookups at Gigabit speeds remains. For example, Ascend's product [Asc] has hardware assistance for lookups and can take up to $3 \mu$ s for a single lookup in the worst case and $1 \mu \mathrm{~s}$ on average. However, to support say 5 Gbps with an average packet size of 512 bytes, lookups need to be performed in 800 nsec per packet. By contrast, our scheme can be implemented in software on an ordinary PC in a worst case time of 490 nsec.

The Best Matching Prefix Problem: Address lookup can be done at high speeds if we are looking for an exact match of the packet destination address to a corresponding address in the routing database. Exact matching can be done using standard techniques such as hashing or binary search. Unfortunately, most routing protocols (including OSI and IP) use hierarchical addressing to avoid scaling problems. Rather than have each router store a database entry for all possible destination IP addresses, the router stores address prefixes that represent a group of addresses reachable through the same interface. The use of prefixes allows scaling to worldwide networks.

The use of prefixes introduces a new dimension to the lookup problem: multiple prefixes may match a given address. If a packet matches multiple prefixes, it is intuitive that the packet should be forwarded corresponding to the most specific prefix or longest prefix match. IPv4 prefixes are arbitrary bit strings up to 32 bits in length as shown in Table I. To see the difference between the exact matching and best matching prefix, consider a 32 bit address $A$ whose first 8 bits are 10001111 . If we searched for $A$ in the above table, exact match would not give us a match. However prefix matches are $100^{*}$ and $1000^{*}$, of which the best matching prefix is $1000^{*}$, whose next hop is $L 5$.

| Prefix | Next hop |
| :---: | :---: |
| * | L9 |
| 001* | L1 |
| 0001* | L2 |
| 011111* | L3 |
| 100* | L4 |
| 1000* | L5 |
| 10001* | L6 |
| TABLE I |  |
| A sample | uting table |

## Paper Organization:

The rest of this paper is organized as follows. Section II describes related work and briefly describes our contribu-
tion. Section III contains our basic binary search scheme. Section IV describes a basic idea of using an array as a front end to reduce the number of keys required for binary search. Section V describes how we exploit the locality inherent in cache lines to do multiway binary search; we also describe measurements for a sample large IPv4 database. Section VII describes how to do multicolumn and multiway binary search for IPv6. We also describe some measurements and projected performance estimates. Section VIII states our conclusions.

## II. Previous Work and Our Contributions

[MTW95] uses content-addressable memories(CAMs) for implementing best matching prefix. Their scheme uses a separate CAM for each possible prefix length. For IPv4 this can require 32 CAMs and 128 CAMs for IPv6, which is expensive.

The current NetBSD implementation [SW95], [Skl] uses a Patricia Trie which processes an address one bit at a time. On a 200 MHz pentium, with about 33,000 entries in the routing table, this takes 1.5 to $2.5 \mu \mathrm{~s}$ on the average. These numbers will worsen with larger databases. [Skl] mentions that the expected number of bit tests for the patricia tree is $1.44 \log \mathrm{~N}$, where N is the number of entries in the table. For $\mathrm{N}=32000$, this is over 21 bit tests. With memory accesses being very slow for modern CPUs, 21 memory accesses is excessive. Patricia tries also use skip counts to compress one way branches, which necessitates backtracking. Such backtracking slows down the algorithm and makes pipelining difficult.

Many authors have proposed tries of high radix [PZ92] but only for exact matching of addresses. OSI address lookups are done naturally using trie search 4 bits at a time [Per92] but that is because OSI prefix lengths are always multiples of 4 . Our methods can be used to lookup OSI address lookups 8 bits at a time.

Our basic binary tree method is described very briefly in a page in [Per92], based on work by the first author of this paper. ${ }^{1}$ However, the ideas of using an initial array, multicolumn and multiway binary search (which are crucial to the competitiveness of our scheme) have never been described before. Our description also has actual measurements, and an explanation of algorithm correctness.
[NMH97] claims that it is possible to do a lookup in 200 nsec using SRAMs (with 10 nsec cycle times) to store the entire routing database. We note that large SRAMs are extremely expensive and are typically limited to caches in ordinary processors.

Caching is a standard solution for improving average performance. However, experimental studies have shown poor cache hit ratios for backbone routers[NMH97]. This is partly due to the fact that caches typically store whole addresses. Finally, schemes like Tag and Flow Switching suggest protocol changes to avoid the lookup problem altogether. These proposals depend on widespread acceptance, and do not completely eliminate the need for lookups at

[^0]network boundaries.
In the last year, two new techniques [BCDP97], [WVTP97] for doing best matching prefix have been announced. We have been unable to find details of the results in [BCDP97] (it will appear in a few months), except to know that the approach is based on compressing the database so that it will fit into the cache. The approach in [WVTP97] is based on doing binary search on the possible prefix lengths.

## Our Contributions:

In this paper, we start by showing how to modify binary search to do best matching prefix. Our basic binary search technique has been described briefly in Perlman's book [Per92] but is due to the first author of this paper and has never been published before. The enhancements to the use of an initial array, multicolumn and multiway search, implementation details, and the measurements have never been described before.

Modified binary search requires two ideas: first, we treat each prefix as a range and encode it using the start and end of range; second, we arrange range entries in a binary search table and precompute a mapping between consecutive regions in the binary search table and the corresponding prefix.

Our approach is completely different from either [BCDP97], [WVTP97] as we do binary search on the number of possible prefixes as opposed to the number of possible prefix lengths.. For example, the naive complexity of our scheme is $\log _{2} N+1$ memory accesses, where $N$ is the number of prefixes; by contrast, the complexity of the [WVTP97] scheme is $\log _{2} W$ hash computations plus memory accesses, where $W$ is the length of the address in bits.

At a first glance, it would appear that the scheme in [WVTP97] would be faster (except potentially for hash computation, which is not required in our scheme) than our scheme, especially for large prefix databases. However, we show that we can exploit the locality inherent in processor caches and fast cache line reads using SDRAM or RDRAM to do multiway search in $\log _{k+1} N+1$ steps, where $k>1$. We have found good results using $k=5$. By contrast, it appears to be impossible to modify the scheme in [WVTP97] to do multiway search on prefix lengths because each search in a hash table only gives two possible outcomes.

Further, for long addresses (e.g., 128 bit IPv6 addresses), the true complexity of the scheme in [WVTP97] is closer to $O(W / M) \log _{2} W$, where $M$ is the word size of the machine. ${ }^{2}$ This is because computing a hash on a $W$ bit address takes $O(W / M)$ time. By contrast, we introduce a multicolumn binary search scheme for IPv6 and OSI addresses that takes $\log _{2} N+W / M+1$. Notice that the $W / M$ factor is additive and not multiplicative. Using a machine word size of $M=32$ and an address width $W$ of 128 , this is a potential multiplicative factor of 4 that is avoided in our scheme. We contrast the schemes in greater detail later.

[^1]We also describe a simple scheme of using an initial array as a front end to reduce the number of keys required to be searched in binary search. Essentially, we partition the original database according to every possible combination of the first $X$ bits. Our measurements use $X=16$. Since the number of possible prefixes that begin with a particular combination of the first $X$ bits is much smaller than the total number of prefixes, this is a big win in practice.

Our paper describes the results of several other measurements of speed and memory usage for our implementations of these two schemes. The measurements allow us to isolate the effects of individual optimizations and architectural features of the CPUs we used. We describe results using a publically available routing database (Mae-East NAP) for IPv4, and by using randomly chosen 128 bit addresses for IPv6.

Our measurements show good results. Measurements using the (Mae-East) database of 30000 entries yield a worst case lookup time of 490 nanoseconds, five times faster than the performance of the Patricia trie scheme used in BSD UNIX used on the same database. We also estimate the performance of our scheme for IPv6 using a special SDRAM or RDRAM memory (which is now commercially available though we could not obtain one in time to do actual experiments). This memory allows fast access to data within a page of memory, which enables us to speed up multiway search. Thus we estimate a worst case figure of 7 cache line reads for a large database of IPv6 entries.

Please note that in the paper, by memory reference we mean accesses to the main memory. Cache hits are not counted as memory references. So, if a cache line of 32 bytes is read, then accessing two different bytes in the 32 byte line is counted as one memory reference. This is justifiable, as a main memory read has an access time of 60 nsec while the on-chip L1 cache can be read at the clock speed of 5 nsec on an Intel Pentium Pro. With SDRAM or RDRAM, a cache line fill is counted as one memory access. With SDRAM a cache line fill is a burst read with burst length 4. While the first read has an access time of 60 nsec , the remaining 3 reads have access times of only 10 nsec each [Mic]. With RDRAM, an entire 32 byte cache line can be filled in 101 nsec [Ram].

## III. Adapting Binary search for Best Matching Prefix

Binary search can be used to solve the best matching prefix problem, but only after several subtle modifications. Assume for simplicity in the examples, that we have 6 bit addresses and three prefixes $1^{*}, 101^{*}$, and 10101*. First, binary search does not work with variable length strings. Thus the simplest approach is to pad each prefix to be a 6 bit string by adding zeroes. This is shown in Figure 1.

Now consider a search for the three 6 bit addresses 101011, 101110, and 111110. Since none of these addresses are in the table, binary search will fail. Unfortunately, on a failure all three of these addresses will end up at the end of the table because all of them are greater than 101010 , which is the last element in the binary search table. Notice


Fig. 1. Placing the three prefixes 1*, 101*, and 10101* in a binary search table by padding each prefix with 0's to make 6 bit strings and sorting the resulting strings. Note that the addresses 101011, 101110, and 111110 all end up in the same region in the binary search table
however that each of these three addresses (see Figure 1) has a different best matching prefix.

Thus we have two problems with naive binary search: first, when we search for an address we end up far away from the matching prefix (potentially requiring a linear search); second, multiple addresses that match to different prefixes, end up in the same region in the binary table (Figure 1).

## Encoding Prefixes as Ranges:

To solve the second problem, we recognize that a prefix like $1^{*}$ is really a range of addresses from 100000 to 111111. Thus instead of encoding $1^{*}$ by just 100000 (the start of the range), we encode it using both the start and end of range. Thus each prefix is encoded by two full length bit strings. These bit strings are then sorted. The result for the same three prefixes is shown in Figure 2. We connect the start and end of a range (corresponding to a prefix) by a line in Figure 2. Notice how the ranges are nested. If we now try to search for the same set of addresses, they each end in a different region in the table. To be more precise, the search for address 101011 ends in an exact match. The search for address 101110 ends in a failure in the region between 101011 and 101111 (Figure 2), and the search for address 111110 ends in a failure in the region between 101111 and 111111. Thus it appears that the second problem (multiple addresses that match different prefixes ending in the same region of the table) has disappeared. Compare Figure 1 and Figure 2.

$$
\left[\begin{array}{llllll}
1 & 0 & 0 & 0 & 0 & 0 \\
1 & 0 & 1 & 0 & 0 & 0 \\
{\left[\begin{array}{l}
1
\end{array}\right.} & 0 & 1 & 0 & 1 & 0 \\
1 & 0 & 1 & 0 & 1 & 1 \longleftarrow \\
-1 & 0 & 1 & 1 & 1 & 1 \longleftarrow 101011 \\
1 & 1 & 1 & 1 & 1 & 1
\end{array}{ }_{111110}\right.
$$

Fig. 2. We now encode each prefix in the table as a range using two values: the start and end of range. This time the addresses that match different prefixes end up in different ranges.

To see that this is a general phenomenon, consider Figure 3. The figure shows an arbitrary binary search table after every prefix has been encoded by the low (marked $\mathbf{L}$ in Figure 3) and its high points (marked $\mathbf{H}$ ) of the corresponding range. Consider an arbitrary position indicated by the solid arrow. If binary search for address $A$ ends up at this point, which prefix should we map $A$ to? It is easy
to see the answer visually from Figure 3. If we start from the point shown by the solid arrow and we go back up the table, the prefix corresponding to $A$ is the first $\mathbf{L}$ that is not followed by a corresponding $\mathbf{H}$ (see dotted arrow in Figure 3.)

Why does this work? Since we did not encounter an $\mathbf{H}$ corresponding to this $\mathbf{L}$, it clearly means that $A$ is contained in the range corresponding to this prefix. Since this is the first such $\mathbf{L}$, this is the smallest such range. Essentially, this works because the best matching prefix has been translated to the problem of finding the narrowest enclosing range.


Fig. 3. Why each range in the modified binary search table maps to a unique prefix.

## A. Using Precomputation to Avoid Search

Unfortunately, the solution depicted in Figure 2 and Figure 3 does not solve the first problem: notice that binary search ends in a position that is far away (potentially) from the actual prefix. If we were to search for the prefix (as described earlier), we could have a linear time search.

However, the modified binary search table shown in Figure 3 has a nice property we can exploit. Any region in the binary search between two consecutive numbers corresponds to a unique prefix. As described earlier, the prefix corresponds to the first $\mathbf{L}$ before this region that is not matched by a corresponding $\mathbf{H}$ that also occurs before this region. Similarly, every exact match corresponds to a unique prefix.

But if this is the case, we can precompute the prefix corresponding to each region and to each exact match. This can potentially slow down insertion. However, the insertion or deletion of a new prefix should be a rare event (the next hop to reach a prefix may change rapidly, but the addition of a new prefix should be rare) compared to packet forwarding times. Thus slowing down insertion costs for the sake of faster forwarding is a good idea. Essentially, the idea is to add the dotted line pointer shown in Figure 3 to every region.

The final table corresponding to Figure 3 is shown in Figure 5. Notice that with each table entry $E$, there are two precomputed prefix values. If binary search for address $A$ ends in a failure at $E$, it is because $A>E$. In that case, we use the $>$ pointer corresponding to $E$. On the other hand, if binary search for address $A$ ends in a match at $E$, we use the $=$ pointer.

Notice that for an entry like 101011, the two entries are different. If address $A$ ends up at this point and is greater than 101011, clearly the right prefix is $P 2=101^{*}$. On
the other hand, if address $A$ ends up at this point with equality, the correct prefix is $P 3=10101^{*}$. Intuitively, if an address $A$ ends up equal to the high point of a range $R$, then $A$ fall within the range $R$; if $A$ ends up greater than the high point of range $R$, then $A$ falls within the smallest range that encloses range $R$.

Our scheme is somewhat different from the description in [Per92]. We use two pointers per entry instead of just one pointer. The description of our scheme in [Per92] suggests padding every address by an extra bit; this avoids the need for an extra pointer but it makes the implementation grossly inefficient because it works on 33 bit (i.e., for IPv4) or 129 bit (i.e., for $\operatorname{IPv} 6$ ) quantities. If there are less than $2^{16}$ different choices of next hop, then the two pointers can be packed into a 32 bit quantity, which is probably the minimum storage needed.

| $P 1)$ | 1 | 0 | 0 | 0 | 0 | 0 | $P 1$ | $P$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $P 2)$ | 1 | 0 | 1 | 0 | 0 | 0 | $P 2$ | $P 2$ |
| $P 3)$ | 1 | 0 | 1 | 0 | 1 | 0 | $P 3$ | $P 3$ |
|  | 1 | 0 | 1 | 0 | 1 | 1 | $P 2$ | $P 3$ |
|  | 1 | 0 | 1 | 1 | 1 | 1 | $P 1$ | $P 2$ |
|  | 1 | 1 | 1 | 1 | 1 | 1 | - | $P 1$ |

Fig. 4. The final modified binary search table with precomputed prefixes for every region of the binary table. We need to distinguish between a search that ends in a success at a given point ( $=$ pointer) and search that ends in a failure at a given point ( $>$ pointer).

## B. Insertion into a Modified Binary Search Table

The simplest way to build a modified binary search table from scratch is to first sort all the entries, after marking each entry as a high or a low point of a range. Next, we process the entries, using a stack, from the lowest down to the highest to precompute the corresponding best matching prefixes. Whenever we encounter a low point ( $\mathbf{L}$ in the figures), we stack the corresponding prefix; whenever we see the corresponding high point, we unstack the prefix. Intuitively, as we move down the table, we are keeping track of the currently active ranges; the top of the stack keeps track of the innermost active range. The prefix on top of the stack can be used to set the $>$ pointers for each entry, and the $=$ pointers can be computed trivially. This is an $O(N)$ algorithm if there are $N$ prefixes in the table.

One might hope for a faster insertion algorithm if we had to only add (or delete) a prefix. First, we could represent the binary search table as a binary tree in the usual way. This avoids the need to shift entries to make room for a new entry. Unfortunately, the addition of a new prefix can affect the precomputed information in $O(N)$ prefixes. This is illustrated in Figure 5. The figure shows an outermost range corresponding to prefix $P$; inside this range are $N-$ 1 smaller ranges (prefixes) that do not intersect. In the regions not covered by these smaller prefixes, we map to $P$. Unfortunately, if we now add $Q$ (Figure 5), we cause all these regions to map to $Q$, an $O(N)$ update process.

Thus there does not appear to be any update technique


Fig. 5. Adding a new prefix $Q$ (dotted line) can cause all regions between an $\mathbf{H}$ and an $\mathbf{L}$ to move from Prefix $P$ to Prefix $Q$.


Fig. 6. The array element with index $X$ will have the best matching prefix of $X$ (say $Y$ ) and a pointer to a binary tree/table of all prefixes that have $X$ as a prefix.
that is faster than just building a table from scratch. Of course, many insertions can be batched; if the update process falls behind, the batching will lead to more efficient updates.

## IV. Precomputed 16 bit prefix table

We can improve the worst case number of memory accesses of the basic binary search scheme with a precomputed table of best matching prefixes for the first $Y$ bits. The main idea is to effectively partition the single binary search table into multiple binary search tables for each value of the first $Y$ bits. This is illustrated in Figure 6. We choose $Y=16$ for what follows as the table size is about as large as we can afford, while providing maximum partitioning.

Without the initial table, the worst case possible number of memory accesses is $\log _{2} N+1$, which for large databases could be 16 or more memory accesses. For a sample database, this simple trick of using an array as a front end reduces the maximum number of prefixes in each partitioned table to 336 from the maximum value of over 30,000 .

The best matching prefixes for the first 16 bit prefixes can be precomputed and stored in a table. This table would then have $\operatorname{Max}=65536$ elements. For each index X of the array, the corresponding array element stores best matching prefix of X. Additionally, if there are prefixes of longer length with that prefix X , the array element stores a pointer to a binary search table/tree that contains all such prefixes. Insertion, deletion, and search in the individual binary search tables is identical to the technique described earlier in Section III.


Fig. 7. For each 16 bit prefix $X$, let $N(X)$ be the number of prefixes that have $X$ as a prefix. The histogram shows the distribution of $N(X)$ for the Mae-East NAP Routing database [Mer]. The horizontal axis represents $N(X)$ and the vertical axis represents the number of tables with a given value of $N(X)$. Thus the peak of the histogram says that there are 484 binary search tables with only 2 keys. There is only 1 binary search table with the worst case number of 336 keys.

Figure 7 shows the distribution of the number of keys that would occur in the individual binary search trees for a publically available IP backbone router database [Mer] after going through an initial 16 bit array. The largest number of keys in any binary table is found to be 336 , which leads to a worst case of 10 memory accesses.

## V. Multiway binary search: Exploiting the cache line

Todays processors have wide cache lines. The Intel Pentium Pro has a cache line size of 32 bytes. Main memory is usually arranged in a matrix form, with rows and columns. Accessing data given a random row address and column address has an access time of 50 to 60 nsec. However, using SDRAM or RDRAM, filling a cache line of 32 bytes is much faster, which is a burst access to 4 contiguous 64 bit DRAM locations, is much faster than accessing 4 random DRAM locations. When accessing a burst of contiguous columns in the same row, while the first piece of data would be available only after 60 nsec , further columns would be available much faster. SDRAMs (Synchronous DRAMs) are available (at $\$ 205$ for 8 MB [Sim]) that have a column access time of 10 nsec . Timing diagrams of micron SDRAMs are available through [Mic]. RDRAMs [Ram] are available that can fill a cache line in 101 nsec . The Intel Pentium pro has a 64 bit data bus and a 256 bit cacheline [Inta]. Detailed descriptions of main memory organization can be found in [HP96].

The significance of this observation is that it pays to restructure data structures to improve locality of access. To make use of the cache line fill and the burst mode, keys and pointers in search tables can be laid out to allow multiway search instead of binary search. This effectively allows us to reduce the search time of binary search from $\log _{2} N$ to $\log _{k+1} N$, where $k$ is the number of keys in a search node. The main idea is to make $k$ as large as possible so that a single search node (containing $k$ keys and $2 k+1$ pointers)
fits into a single cache line. If this can be arranged, an access to the first word in the search node will result in the entire node being prefetched into cache. Thus the accesses to the remaining keys in the search node are much cheaper than a memory access.

We did our experiments using a Pentium Pro; the parameters of the Pentium Pro resulted in us choosing $k=5$ (i.e, doing a six way search). For our case, if we use $k$ keys per node, then we need $2 k+1$ pointers, each of which is a 16 bit quantity. So in 32 bytes we can place 5 keys and hence can do a 6 -way search. For example, if there are keys k1..k8, a 3 -way tree is given in Figure 8. The initial full array of 16 bits followed by the 6 -way search is depicted in Figure 9.


Fig. 8. 3-way tree for 8 keys


Fig. 9. The initial 16 bit array, with pointers to the corresponding 6-way search nodes.

This shows that the worst case (for the Mae East database after using a 16 bit initial array) has 336 entries leading to a worst case of 4 memory accesses (since $6^{4}$ $=1296$ takes only 4 memory accesses when doing a 6 -way search).

Each node in the 6 -way search table has 5 keys $k_{1}$ to $k_{5}$, each of which is 16 bits. There are equal to pointers $p_{1}$ to $p_{5}$ corresponding to each of these keys. Pointers $p_{01}$ to $p_{56}$ correspond to ranges demarcated by the keys. This is shown in Figure 10 . Among the keys we have the relation $k_{i} \leq k_{i+1}$. Each pointer has a bit which says it is an information pointer or a next node pointer.

## A. Search

The following search procedure can be used for both IPv4 and IPv6. For IPv6, 32 bit keys can be used instead of 16 bits.


Fig. 10. The structure of the 6-way search node. There are $k$ keys and $2 k+1$ pointers.

1. Index into the first 16 bit array using the first 16 bits of the address.
2. If the pointer at the location is an information pointer, return it. Otherwise enter the 6 -way search with the initial node given by the pointer, and the key being the next 16 bits of the address.
3 . In the current 6 -way node locate the position of the key among the keys in the 6 -way node. We use binary search among the keys within a node. If the key equals any of the keys $k e y_{i}$ in the node, use the corresponding pointer $p t r_{i}$. If the key falls in any range formed by the keys, use the pointer $p t r_{i, i+1}$. If this pointer is an information pointer, return it; otherwise repeat this step with the new 6 -way node given by the pointer.
In addition, we allow multicolumn search for IPv6 (see Section VII) as follows. If we encounter an equal to pointer, the search shifts to the next 16 bits of the input address. This feature can be ignored for now and will be understood after reading Section VII.
As the data structure itself is designed with a node size equal to a cache line size, good caching behavior is a consequence. All the frequently accessed nodes will stay in the cache. To reduce the worst case access time, the first few levels in a worst case depth tree can be cached.

## VI. Measurements and Comparison for IPv4

We used a Pentium Pro [Intb] based machine, with a 200 MHz clock (cost under 5000 dollars). It has a 8 KByte four-way set-associative primary instruction cache and a 8 KByte dual ported two-way set associative primary data cache. The L2 cache is 256 KBytes of SRAM that is coupled to the core processor through a full clock-speed, 64-bit, cache bus.

We used a practical routing Table with over 32000 entries that we obtained from [Mer] for our experiments. Our tables list results for the BSD Radix Trie implementation
(extracted from the BSD kernel into user space), binary search (Bsearch) and 6-way search.

Repeated lookup of a single address: After adding the routes in the route database VI, random IP addresses were generated and a lookup performed 10 million times for each such address. We picked 7 of these results to display in Table II.

| Patricia | Basic <br> binary <br> search | 16 bit <br> +binary <br> search | 16 bit <br> +6 way <br> search |
| ---: | ---: | :---: | ---: |
| Time <br> $(\mathrm{nsec})$ | Time <br> $(\mathrm{nsec})$ | Time <br> (nsec) | Time <br> (nsec) |
| 1530 | 1175 | 730 | 490 |
| 1525 | 990 | 620 | 490 |
| 1450 | 1140 | 470 | 390 |
| 2585 | 1210 | 400 | 300 |
| 1980 | 1440 | 330 | 210 |
| 810 | 1220 | 90 | 95 |
| 1170 | 1310 | 90 | 90 |

TABLE II
Time taken for single address lookup on a Pentium pro. Several addresss were searched and the search times noted. Shown in the table are addresses picked to illustrate the variation in time of the 16 bit initial table+6-way search method. Thus the first two rows correspond to the maximum depth of the search tree while the last two rows correspond to the minimum depth (i.e, no prefixes in search table).

Average search time: 10 million IP addresses were generated and looked up, assuming that all IP addresses were equally probable. It was found that the average lookup time was 130 nanoseconds.

## Memory Requirements and Worst case time

|  | Patr <br> icia | Basic <br> Binary <br> Search | 16 bit <br> table <br> +binary | 16 bit <br> table <br> +6 way |
| :--- | :---: | :---: | :---: | :---: |
| Mem for <br> building(MB) | 3.2 | 3.6 | 1 | 1 |
| Mem for <br> searchable <br> structure (MB) | 3.2 | 1 | 0.5 | 0.7 |
| Worst case <br> search(nsec) | 2585 | 1310 | 730 | 490 |
| Worst case <br> faster than <br> Patricia by | 1 | 2 | 3.5 | 5 |

TABLE III
Memory Requirement and Worst case time

The memory requirement for the 6 -way search is less than that for basic binary search! Though at first this looks counter-intuitive, this is again due to the initial 16 bit array. While the keys used in the regular binary search are 32 bits and the pointers involved are also 32 bits, in the 16 bit table followed by the 6 -way search case, both the keys and the pointers are 16 bits.

From Table III we can see that the initial array improves the performance of the binary search from a worst case of 1310 nsec to 730 nsec ; multiway search further improves
the search time to 490 nsec.

## Instruction count:

The static instruction count for the search using a full 16 bit initial table followed by a 6 -way search table is less than 100 instructions on the Pentium Pro. We also note that the gec compiler uses only 386 instructions and does not use special instructions available in the pentium pro, using which it might be possible to further reduce the number of instructions.

## VII. Using Multiway and Multicolumn Search For IPv6

In this section we describe the problems of searching for identifiers of large width (e.g., 128 bit IPv6 address or 20 byte OSI addresses). We first describe the basic ideas behind multicolumn search and then proceed to describe an implementation for IPv6 that uses both multicolumn and multiway search. We then describe sample measurements using randomly generated IPv6 addresses.

## A. Multicolumn Binary Search of Large Identifiers

The scheme we have just described can be implemented efficiently for searching 32 bit IPv4 addresses. Unfortunately, a naive implementation for IPv6 can lead to inefficiency. Assume that the word size $M$ of the machine implementing this algorithm is 32 bits. Since IPv6 addresses are 128 bits ( 4 machine words), a naive implementation would take $4 \cdot \log _{2}(2 N)$ memory accesses. For a reasonable sized table of around 32,000 entries this is around 60 memory accesses!
In general, suppose each identifier in the table is $W / M$ words long (for IPv6 addresses on a 32 bit machine, $W / M=4$ ). Naive binary search will take $W / M \cdot \log N$ comparisons which is expensive. Yet, this seems obviously wasteful. If all the identifiers have the same first $W / M-1$ words, then clearly $\log N$ comparisons are sufficient. We show how to modify Binary Search to take $\log N+W / M$ comparisons. It is important to note that this optimization we describe can be useful for any use of binary search on long identifiers, not just the best matching prefix problem.

The strategy is to work in columns, starting with the most significant word and doing binary search in that column until we get equality in that column. At that point, we move to the next column to the right and continue the binary search where we left off. Unfortunately, this does not quite work.

In Figure 11, which has $W / M=3$, suppose we are searching for the three word identifier $B M W$ (pretend each character is a word). We start by comparing in the leftmost column in the middle element (shown by the arrow labeled 1). Since the $B$ in $B M W$ matches the $B$ at the arrow labeled 1 we move to the right (not shown) and compare the $M$ in $B M W$ with the $N$ in the middle location of the second column. Since $N<M$, we do the second probe at the quarter position of the second column. This time the two $M$ 's match and we move rightward and we find $W$, but (oops!) we have found $A M W$, not $B M W$ which we were looking for.


Fig. 11. Binary Search by columns does not work when searching for $B M W$

The problem is caused by the fact that when we moved to the quarter position in column 2, we assumed that all elements in the second quarter begin with $B$. This assumption is false in general. The trick is to add state to each element in each column which can contain the binary search to stay within a guard range.

In the figure, for each word like $B$ in the leftmost (most significant) column, we add a pointer to the the range of all other words that also contain $B$ in this position. Thus the first probe of the binary search for $B M W$ starts with the $B$ in $B N X$. On equality, we move to the second column as before. However, we also keep track of the guard range corresponding to the $B$ 's in the first column. The guard range (rows 4 through 6) is stored with the first $B$ we compared.

Thus when we move to column 2 and we find that $M$ in BMW is less than the $N$ in $B N X$, we attempt to half the range as before and try a second probe at the third entry (the $M$ in $A M T$ ). However the third entry is lower than the high point of the current guard range ( 4 through 6). So without doing a compare, we try to halve the binary search range again. This time we try entry 4 which is in the guard range. We get equality and move to the right, and find $B M W$ as desired.

In general, every multiword entry $W_{1}, W_{2}, \ldots, W_{n}$ will store a guard range with every word. The range for $W_{i}$, points to the range of entries that have $W_{1}, W_{2}, \ldots, W_{i}$ in the first $i$ words. This ensures that when we get a match with $W_{i}$ in the $i$-the column, the binary search in column $i+1$ will only search in this guard range. For example, the $N$ entry in $B N Y$ (second column) has a guard range of $5-7$, because these entries all have $B N$ in the first two words.

The naive way to implement guard ranges is to change the guard range when we move between columns. However, the guard ranges may not be powers of 2 , which will result in expensive divide operations. A simpler way is to follow the usual binary search probing. If the table size is a power of 2 , this can easily be implemented. If the probe is not within the guard range, we simply keep halving the range until the probe is within the guard. Only then do we do a compare.

The resulting search strategy takes $\log _{2} N+W / M$ probes if there are $N$ identifiers. The cost is the addition of two 16 bit pointers to each word. Since most word sizes are at least 32 bits, this results in adding 32 bits of pointer space for each word, which can at most double memory usage.

Once again, the dominant idea is to use precomputation to trade a slower insertion time for a faster search.

We note that the whole scheme can be elegantly represented by a binary search tree with each node having the usual $>$ and $<$ pointers, but also an $=$ pointer which corresponds to moving to the next column to the right as shown above. The subtree corresponding to the $=$ pointer naturally represents the guard range.

## B. Using Multicolumn and Multiway Search for IPv6

In this section we explore several possible ways of using the k-way search scheme for IPv6. With the 128 bit address, if we used columns of 16 bits each, then we would need 8 columns. With 16 bit keys we can do a 6 -way search. So the number of memory accesses in the worst case would be $\log _{6}(2 \mathrm{~N})+8$. For N around 50,000 this is 15 memory accesses. In general, if we used columns of $M$ bits, the worst case time would be $\log _{k+1} N+W / M$ where $W=128$ for IPv6. The value of $k$ depends on the cache linesize $C$. Since $k$ keys requires $2 k+1$ pointers, the following inequality must hold. If we use pointers that are $p$ bits long,
$k M+(2 k+1) * p \leq C$
For the Intel Pentium pro, $C$ is 32 bytes, i.e. $32 * 8=256$ bits. If we use $p=16$,
$k(M+32) \leq 240$, with the worst case time being $\log _{k+1} N+128 / M$.

In general, the worst case number of memory accesses needed is $T=\left\lceil\left(\log _{k+1}(2 N)\right\rceil+\lceil(W / m)\rceil\right.$, with the inequality $M k+(2 k+1) p \leq C$, where $N$ is the number of prefixes, $W$ is the number of bits in the address, $M$ is the number of bits per column in the multiple column binary search, $k$ is the number of keys in one node, $C$ is the cache linesize in bits, $p$ is the number of bits to represent the pointers within the structure and $T$ is the worst case number of memory accesses.

Fig 12 shows that the $W$ bits in an IP address are divided into $M$ bits per column. Each of these $M$ bits make up a $M$ bit key, $k$ of which are to be fitted in the search node of length $C$ bits along with $2 k+1$ pointers of length $p$ bits.


Fig. 12. Symbols used in expressing the number of memory accesses needed.

For typical values of $N$, the number of prefixes, the following table gives the value of the corresponding worst case number of memory accesses.

However, by using the initial array, the number of prefixes in a single tree can be reduced. For IPv4 the maximum number in a single tree was 336 for a practical database with $N$ more than 30000 (i.e., the number of prefixes that have the same first 16 bits is 168 , leading to 336 keys). For IPv6, with $p=16$, even if there is an increase

| No. of Prefixes | $M=16$ | $M=32$ | $M=64$ |
| :---: | :---: | :---: | :---: |
| 128 | 12 | 10 | 8 |
| 256 | 13 | 10 | 8 |
| 1024 | 14 | 11 | 9 |
| 50000 | 17 | 15 | 13 |
| 100000 | 17 | 16 | 14 |

TABLE IV
Worst case number of memory accesses for various values of $N$ and $M$ with $W=128, C=256$ ( 32 bytes) and $p=24$ bits.
of 10 times in the number of prefixes that share the same first 16 bits, for 2048 prefixes in a tree we get a worst case of 9 cache line fills with a 32 byte cache line. For a 64 byte cache line machine, we get a worst case of 7 cache line fills. This would lead to worst case lookup times of less than 800 nsec , which is competitive with the scheme presented in [WVTP97].

## C. Measurements

We generated random IPv6 prefixes and inserted into a k-way search with an initial 16 bit array. From the practical IPv4 database, it was seen that with N about 30000 , the maximum number which shared the first 16 bits was about 300 , which is about 1 of prefixes. To capture this, when generating IPv6 prefixes, we generated the last 112 bits randomly and distributed them among the slots in the first 16 bit table such that the maximum number that falls in any slot is around 1000 . This is necessary because if the whole IPv6 prefix is generated randomly, even with N about 60000 , only 1 prefix will be expected to fall in any first 16 bit slot. On a Pentium Pro which has a cache line of 32 bytes, the worst case search time was found to be 970 nsec, using $\mathrm{M}=64$ and $\mathrm{p}=16$.

## VIII. Conclusion

We have described a basic binary search scheme for the best matching prefix problem. Basic binary search requires two new ideas: encoding a prefix as the start and end of a range, and precomputing the best matching prefix associated with a range. Then we have presented three crucial enhancements: use of an initial array as a front end, multiway search, and multicolumn search of identifiers with large lengths.

We have shown how using an initial precomputed 16 bit array can reduce the number of required memory accesses from 16 to 9 in a typical database; we expect similar improvements in other databases. We then presented the multiway search technique which exploits the fact that most processors prefetch an entire cache line when doing a memory access. A 6 way branching search leads to a worst case of 5 cache line fills in a Pentium Pro which has a 32 byte cache line. We presented measurements for IPv4. Using a typical database of over 30,000 prefixes we obtain a worst case time of 490 nsec and an average time of 130 nsec using storage of 0.7 Mbytes. We believe these are very competitive numbers especially considering the small
storage needs.
For IPv6 and other long addresses, we introduced multicolumn search that avoided the multiplicative factor of $W / M$ inherent in basic binary search by doing binary search in columns of $M$ bits, and moving between columns using precomputed information. We have estimated that this scheme potentially has a worst case of 7 cache line fills for a database with over 50000 IPv6 prefixes database.

For future work, we are considering the problem of using different number of bits in each column of the multicolumn search. We are also considering the possibility of laying out the search structure to make use of the page mode load to the L2 cache by prefetching. We are also trying to retrofit our Pentium Pro with an SDRAM or RDRAM to improve cache loading performance; this should allow us to obtain better measured performance.

## References

[Asc] Ascend. Ascend GRF IP Switch Frequently Asked Questions. http://www.ascend.com/299.html\#15.
[BCDP97] Andrej Brodnik, Svante Carlsson, Mikael Degermark, and Stephen Pink. Small Forwarding Table for Fast Routing Lookups. To appear in ACM Sigcomm'97, September 1997.
[HP96] Hennessey and Patterson. Computer Architecture A quantitative approach, 2nd Edn. Morgan Kaufmann Publishers Inc, 1996.
[Inta] Intel. Intel Architecture Software developer's Manual, Vol 1: Basic Architecture.
[Intb] http://www.intel.com/design/litcentr/litweb/pro.htm.
[Mer] Merit. Routing table snapshot on 14 Jan 1997 at the Mae-East NAP. ftp://ftp.merit.edu/statistics/ipma.
[Mic] Micron. Micron Technology Inc. http://www.micron.com/.
[MTW95] Anthony J. Bloomfeld NJ McAuley, Paul F. Lake Hopatcong NJ Tsuchiya, and Daniel V. Rockaway Township Morris County NJ Wilson. Fast Multilevel heirarchical routing table using content-addressable memory. U.S. Patent serial number 034444. Assignee Bell Communications research Inc Livingston NJ, January 1995.
[NMH97] Peter Newman, Greg Minshall, and Larry Huston. IP Switching and Gigabit Routers. IEEE Communications Magazine, January 1997.
[oT] McGray Massachussetts Institute of Technology. Internet Growth Summary. http://www.mit.edu/people/mkgray/net/internet-growth-summary.html.
[Per92] Radia Perlman. Interconnections, Bridges and Routers. Addison-Wesley, 1992.
[PZ92] Tong-Bi Pei and Charles Zukowski. Putting Routing Tables in Silicon. IEEE Network Magazine, January 1992.
[Ram] Rambus. Rdram. http://www.rambus.com/.
[Sim] SimpleTech. Simple Technology Inc.
[Skl] Keith Sklower. A Tree-Based Routing Table for Berkeley Unix. Technical report, University of California, Berkeley.
[SW95] W. Richard Stevens and Gary R Wright. TCP/IP Illustrated, Volume 2 The Implementation. Addison-Wesley, 1995.
[WVTP97] Marcel Waldvogel, George Varghese, Jon Turner, and Bernhard Plattner. Scalable High Speed IP Routing Lookups. To appear in ACM Sigcomm'97, September 1997.


[^0]:    ${ }^{1}$ This can be confirmed by Radia Perlman.

[^1]:    ${ }^{2}$ The scheme in mvt starts by doing a hash of $W / 2$ bits; it can then do a hash on $3 W / 4$ bits, followed by $7 W / 8$ bits etc. Thus in the worst case, each hash may operate on roughly $3 W / 4$ bits.

