# Lossless Operation of an $8 \times 8 \mathrm{SiPh} / \mathrm{InP}$ Hybrid Optical Switch 

Hassan Rahbardar Mojaver ${ }^{\bullet}$, Member, IEEE, Ajaypal Singh Dhillon, Student Member, IEEE, Rubana B. Priti ${ }^{\ominus}$, Student Member, IEEE, Valery I. Tolstikhin ${ }^{\ominus}$, Member, IEEE, Kin-Wai Leong, and Odile Liboiron-Ladouceur ${ }^{\ominus}$, Senior Member, IEEE


#### Abstract

We design a lossless $8 \times 8$ Silicon Photonics (SiPh)/Indium Phosphide (InP) hybrid optical switch. The design consists of an 8-channel InP gain block for coupling to an $8 \times 8$ thermally tuned Mach-Zehnder interferometer-based Banyan switch in a passive SiPh platform. The gain block is an array of eight $1300 \mu \mathrm{~m}$-long semiconductor optical amplifiers (SOAs). We experimentally verified the InP gain block while the SiPh chip is accounted by replacing it with a loss component. The SOA in line with the optical signal path provides a net gain larger than $\mathbf{2 5 ~ d B}$ to compensate for the inherently large insertion loss of the $8 \times 8 \mathrm{SiPh}$ optical switch. The total energy consumption of the hybrid optical switch in lossless operation mode is $10.44 \mathrm{pJ} / \mathrm{bit}$ at $12.5 \mathrm{~Gb} / \mathrm{s}$.


Index Terms-Optical interconnections, silicon photonics, indium phosphide, semiconductor optical amplifiers, hybrid integrated circuits, energy efficiency.

## I. Introduction

THE ever-growing internet traffic asks for the increase in the capacity and energy efficiency of the next generation data centers [1]. Electronic switches, currently used in the data centers, may have problems meeting such requirements due to their relatively high power consumption and large latency. Alternatively, optical switches promise higher capacity and lower latency, while, potentially consuming less power [2]. Even though optical switching for data centers still is in exploratory stage, various technologies in different material platforms have already demonstrated a high-capacity switching with superior figure of merit [3], [4].

Advanced data center applications demand high radix switches to connect the servers at different network levels. This requires cascaded multiple input-multiple output port optical switch architecture, which, inevitably leads to significant insertion loss. Therefore, reduction or, ideally, elimination of the insertion loss is an enabling condition for any practical use of the optical switches [5].

Manuscript received February 3, 2020; revised April 2, 2020; accepted April 22, 2020. Date of publication April 29, 2020; date of current version May 12, 2020. This work was supported in part by the Natural Sciences and Engineering Research Council of Canada (NSERC) under Grant CRDPJ 514644-17 and in part by Rockport Networks Inc. (Corresponding author: Odile Liboiron-Ladouceur.)
Hassan Rahbardar Mojaver, Ajaypal Singh Dhillon, Rubana B. Priti, and Odile Liboiron-Ladouceur are with the Department of Electrical and Computer Engineering, McGill University, Montreal, QC H3E 0E9, Canada (e-mail: hassan.rahbardarmojaver@mcgill.ca; odile.liboiron-ladouceur@mcgill.ca).
Valery I. Tolstikhin is with Intengent, Inc., Ottawa, ON K2K 2X3, Canada. Kin-Wai Leong is with Rockport Networks Inc., Ottawa, ON K2K 3G4, Canada.
Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.
Digital Object Identifier 10.1109/LPT.2020.2991360

Silicon photonics ( SiPh ) is a technology particularly suitable for scalable optical switches. Its compatibility with the ubiquitous CMOS process leads to low fabrication cost, large wafer size, and high level of integration [4]. However, optical switches in SiPh incur substantial insertion loss, while not providing any practical mechanism for its compensation, by virtue of an indirect bandgap semiconductor inherently incapable of inter-band gain. The required gain could be provided off chip by hybrid integration to an external gain block, e.g., in Indium Phosphide (InP)—a direct bandgap semiconductor featuring strong inter-band gain in the spectral range of interest for most optical switch applications [6]-[8]. In a $\mathrm{SiPh} / \mathrm{InP}$ hybrid optical switch, routing the optical signal from an input port to the desired output port is on the SiPh chip, while the InP gain block provides amplification required for compensation of the insertion loss.
In this paper, we demonstrate the feasibility of a lossless operation of an $8 \times 8 \mathrm{SiPh}$ Mach-Zehnder interferometer (MZI)-based Banyan optical switch with thermal phase shifters coupled to an 8 -channel InP gain block. We experimentally verified the InP gain block. Alternatively, the SiPh chip is accounted by replacing it with a loss component. The InP semiconductor optical amplifier (SOA) provided gain exceeds $25 \mathrm{~dB}, 10 \mathrm{~dB}$ more than in earlier reported $4 \times 4 \mathrm{SiPh} / \mathrm{InP}$ hybrid integrated optical switch [6]. Further to [8], this paper presents an evaluation of the noise figure (NF), the optical signal-to-noise ratio (OSNR) degradation in the gain block, and the switch energy consumption. The OSNR at the output of the gain block is sufficient for a distortion-free $12.5 \mathrm{~Gb} / \mathrm{s}$ optical data transmission.

## II. Hybrid Switch Optical Power Budget

The proposed design for the $\mathrm{SiPh} / \mathrm{InP}$ hybrid switch consists of an $8 \times 8 \mathrm{SiPh}$ switch edge-coupled to an InP gain block as shown in Fig. 1 (a). The SiPh switch employs a $4 \times 3$ matrix of $2 \times 2$ symmetric MZIs as the switching elements in a 3 -stage multistage Banyan architecture. The switch is designed for an application in which the latency controller accounts for the blocking scenarios [9]. This flexibility allows us to use Banyan architecture that offers simple structure, lower number of switching MZIs, fewer waveguide crossings, and accordingly lower fiber-to-fiber loss. However, one can implement the same design idea using other nonblocking switching architecture such as Beneš or dilated Beneš according to the application. The InP gain block is an array of eight SOAs. The input light to the SiPh chip and the output from the InP gain block are edge-coupled.

TABLE I
Loss and Gain Optical Power Budgeted Values

| Loss/gain of active/passive elements | Value |
| :--- | :---: |
| SiPh switch: input coupling loss | -3.3 dB |
| SiPh switch: on-chip loss | -8.4 dB |
| SiPh switch to InP gain block: inter-chip coupling loss | -7.0 dB |
| InP gain block: on-chip loss | -2.9 dB |
| SOA/InP net gain | +24.6 dB |
| InP gain block: output coupling loss | -3.0 dB |



Fig. 1. (a) Schematic view of the $\mathrm{SiPh} / \mathrm{InP}$ hybrid switch. (b) Normalized optical power relative to the positions (not to the scale) indicated in part (a).

Table I summarizes the loss and gain of the active and passive elements used in the proposed hybrid optical switch. Based on these values, Fig. 1 (b) shows the normalized optical power of the optical signal passing through the hybrid switch. The SiPh design is for fabrication on a 220 nm thick Silicon on Insulator (SOI) wafer through Applied Nanotools [10]. Design and fabrication of the SiPh part is based on the designs of SOI-MZI thermo-optic switches previously designed and validated by our research group [11]. The 200 nm thick Ti-W metal heaters modify the phase of optical propagating payload signals in the MZI arms. The SiPh input and output ports use spot-size converters with trident waveguides. The input optical fiber mode field diameter (MFD) of $10.4 \mu \mathrm{~m}$ reduces to $3.0 \mu \mathrm{~m}$ at its lensed output before propagating the SiPh waveguides with a width of $0.5 \mu \mathrm{~m}$. The MFD of the fundamental TE mode in this SiPh waveguide is approximately 220 nm in the chip's plane and 130 nm perpendicular to the chip's plane. The trident waveguide at the output of the SiPh chip leads to an MFD of $2.8 \mu \mathrm{~m}$ in the chip's plane and $0.96 \mu \mathrm{~m}$ perpendicular to the chip's plane. This achieved MFD optimizes the mode overlap at the input of the InP chip with the tapered waveguides with the MFD of $2.8 \mu \mathrm{~m}$ in the chip's plane, and $0.96 \mu \mathrm{~m}$ perpendicular to the chip's plane. The minimum coupling loss for this spot size converter is 2.3 dB increasing to 3.3 dB for an offset of $\pm 0.9 \mu \mathrm{~m}$ [12]. We consider the other design values for SiPh on-chip loss based on the building block features reported by Applied Nanotools. The SiPh on-chip loss accounts for 5.4 dB insertion loss for the three MZIs in each path and 1.3 dB waveguide propagation and crossing loss. We budget 1.7 dB of unforeseen loss to the SiPh for a conservative budget.

The InP gain block is fabricated through SMART Photonics [13]. The front and back facets of the input and output
ports are coated to reduce the reflectivity to below -30 dB . To minimize the residual Fabry-Perot effects, the output ports of the InP gain block are tilted at seven degrees. We estimate the inter-chip coupling loss between the SiPh and InP chips to be 2.7 dB at the optimum position. This coupling loss accounts for the SiPh output trident SSC and the loss of the InP input tapered waveguide. The coupling loss between a similar trident SSC waveguide design and an InP laser diode with a similar spot size of approximately $3 \mu \mathrm{~m}$ is reported to be 2.3 dB [12]. This value is sensitive to the alignment precision in the packaging step. The worst-case misalignment using solderaligned photonic flip-chip assembly technique is reported to be $0.26 \mu \mathrm{~m}$ in the vertical direction or $0.58 \mu \mathrm{~m}$ in the horizontal direction [14]. According to the tolerance curves reported by SMART, the aforementioned misalignment translates into 1 dB and 3.3 dB of additional inter-chip coupling loss in the horizontal and vertical axis, respectively. Therefore, the maximum coupling loss between the two chips is budgeted at $7 \mathrm{~dB}(2.7 \mathrm{~dB}+1 \mathrm{~dB}+3.3 \mathrm{~dB})$.

The InP on-chip loss of 2.9 dB and output coupling loss of 3.0 dB are based on process design kit (PDK) guaranteed values reported by SMART Photonics. Considering all the losses, for a minimum net gain of 24.6 dB per channel, the hybrid optical switch can perform lossless operation. Each channel of the InP gain block comprises a booster SOA coupled to a $1 \times 2$ multimode interference (MMI) splitter 85:15) and a waveguide photodetector (WPD) for on-chip optical power measurement.

## III. Gain Block Experimental Validation

In $\mathrm{SiPh} / \mathrm{InP}$ hybrid integrated optical switches, a major source of OSNR degradation is the amplified spontaneous emission (ASE) generated in the gain block. Thus, measuring the OSNR degradation of the gain block provides an assessment for the performance of the $\mathrm{SiPh} / \mathrm{InP}$ hybrid integrated optical switch. ASE noise generated by the SOAs limits the SOA cascadability towards switch scalability [15].

A set of experimental measurements investigates the lossless operation of the $8 \times 8 \mathrm{SiPh} / \mathrm{InP}$ hybrid optical switch by measuring the gain provided by the InP gain block. As illustrated in the inset of Fig. 2, a tunable C-band laser generates a continuous wave (CW) optical signal at 1550 nm wavelength. A polarization controller (PC) sets the state of polarization of the optical signal to a quasi-TE optical mode. This optical signal is edge-coupled to the InP gain block through an array of lensed fibers positioned by a six-axis nano-positioning stage. The optical power at the output of the InP gain block is monitored using the on-chip WPDs. We estimate the fiber-to-fiber loss of the $\mathrm{SiPh} / \mathrm{InP}$ hybrid optical switch based on the measured optical gain of the SOA gain block and the loss values reported in Table 1. As reported in Fig. 2, the estimated fiber-to-fiber loss decreases with SOA bias current. Due to the SOA optical gain saturation, the fiber-to-fiber loss increases with input optical power. For an input optical power below 1.5 dBm , lossless operation of the hybrid switch requires an SOA bias current of 75 mA or higher. We measured a variation in the gain of less than 1 dB between different gain block channels. Figure 2 presents the results for the channel providing the lowest gain. We test the chip at the room temperature without using a temperature controller. All-channel simultaneous operation would be also possible with an appropriate test bed.


Fig. 2. Estimated fiber-to fiber loss as a function of SOA current. Inset: experimental setup for the CW test.


Fig. 3. Experimental setup for $12.5 \mathrm{~Gb} / \mathrm{sec}$ payload transmission. One channel of the InP gain block is tested at a time.


Fig. 4. Eye diagrams for $12.5 \mathrm{~Gb} / \mathrm{s}$ payload transmission over a single channel of the InP gain block for different bias current values.

The experimental setup in Fig. 3 assesses the impact of ASE noise on the gain block performance at high bias current when the noise figure becomes important. A pulse pattern generator (PPG) generates a $12.5 \mathrm{~Gb} /$ s nonreturn-to-zero (NRZ) PRBS-31 signal. The quasi-TE polarized modulated optical signal is edge-coupled to the InP chip. A current source provides the electrical biased current to the SOAs. An erbiumdoped fiber amplifiers (EDFA) based preamplifier compensates for the additional losses to meet the photodetector (PD) sensitivity of -18 dBm at $12.5 \mathrm{~Gb} / \mathrm{s}$. A 20 GHz clock synthesizer (CLK) provides the external clock to the PPG and triggers the digital communication analyzer (DCA) for recording eye diagrams.

The $12.5 \mathrm{~Gb} / \mathrm{s}$ eye diagrams (Fig. 4) are recorded for the payload data transmission over one single channel of the gain block. The input optical power of the signal to the InP chip is set to -17.5 dBm representing the weakened signal from propagating through the SiPh chip. Considering the power budget (Table I) and Fig. 1 (b), -17.5 dBm of input power to the InP chip corresponds to an input power of approximately +1.2 dBm to the SiPh switch. Lossless operation of the hybrid switch is viable at this input power (Fig. 2). As observed in Fig. 4, for small SOA bias current (i.e., 30 mA ), the eye diagram is degraded by a low SNR. At this level of bias, the SOA gain is insufficient to compensate for the coupling losses and even contributes to the total loss. As SOA bias current reaches 50 mA , owing to sufficient SOA gain, wideopen eye diagrams are observed, demonstrating distortion-free high-speed payload transmission. The optical gain starts to


Fig. 5. (a) Measured output spectra of the gain block, inset: experimental setup for the NF test. (b) OSNR and NF of gain block versus SOA current. c) $N F_{S O A}$ and $N F_{G B}$ as functions of hybrid switch input power.
saturate when the bias current increases to 70 mA . Consequently, when the SOAs are biased close to the threshold of the saturation region, the sequences of payload bits with more binary ones experiences less gain than the sequences of bits with more binary zeros. This operation region leads to pattern dependency and the double edge seen. For a bias current above 90 mA toward deep gain saturation region, the SOAs saturate regardless of the optical binary sequence type passed through them. Despite this phenomena, the eye remains open even for SOA bias current as large as 90 mA . The distortion observed in the eye diagrams presented in Fig. 4 (c, d) increases the power penalty of the optical switch.
To quantitatively estimate the degradation of the signal-tonoise ratio, we measured the OSNR at the output of the gain block and the NF by an optical spectrum analyzer (OSA). Figure 5 (a) shows the spectra at the gain block output, when the input to the InP gain block is a CW optical signal at 1550 nm wavelength. As in the previous measurements, the optical power of the signal to the InP chip is set to -17.5 dBm . From this power spectrum, we extract the OSNR at the output of the gain block. Fig. 5 (b) shows the OSNR as a function of the SOA bias current. The OSNR increases with the SOA bias current, then saturates and slightly decreases as the SOA reaches the gain saturation region. The OSNR remains larger than 30 dB for the SOA current bias above 30 mA .

We calculated the noise factor $(F)$ and NF of the gain block using the source subtraction technique [16]. This technique solves the problem of separating the source spontaneous emission (SSE) from the SOA generated ASE by characterizing the SSE when the gain blocked is bypassed. As the SSE spectral density is time invariant, we can subtract it from the total noise at the gain block output to obtain the ASE generated by the gain block. We express the noise factor of the gain block, $F_{G B}$ :

$$
\begin{equation*}
F_{G B}=\frac{2 \rho_{\text {total }}}{G_{G B} h v}+\frac{1}{G_{G B}}-\frac{2 \rho_{S S E}}{h v} \tag{1}
\end{equation*}
$$

where, $\rho_{\text {total }}$ is the ASE power spectrum density measured at the output of the gain block, $G_{G B}$ is the gain of the gain block, $\rho_{S S E}$ is the ASE power spectrum density at the gain block input, $h$ is the Planck constant, and $\boldsymbol{v}$ is the frequency of light. The first and second terms in eq. (1) represent the signalspontaneous beat noise factor and shot noise factor of the gain block, respectively. The third term is the subtracted source
spontaneous emission. The NF of the gain block $\left(N F_{G B}\right)$ is the noise factor expressed in decibels. $N F_{G B}$ versus SOA bias current is shown in Fig. 5 (b). A minimum $N F_{G B}$ of 17.56 dB is achieved at 80 mA bias current. The $N F_{G B}$ is comparable but slightly higher than the $N F$ of 16.6 dB recently reported for $4 \times 4 \mathrm{SOA}$ integrated SiPh switch [6]. This higher than expected $N F$ is mainly due to the extra coupling loss at the input of gain block. The gain block consists of two passive coupling losses at the input and output facets and one active SOA, all cascaded. To extract the NF of the SOA $\left(N F_{S O A}\right)$ from the $N F_{G B}$ we use the Friis formula that expresses the total noise factor of multiple cascaded stages:

$$
\begin{equation*}
F_{G B}=F_{\text {input }}+\left(F_{S O A}-1\right) L_{\text {input }}+\frac{\left(F_{\text {output }}-1\right) L_{\text {output }}}{G_{S O A}} \tag{2}
\end{equation*}
$$

where, $F_{\text {input }}, F_{S O A}$, and $F_{\text {output }}$ are the noise factors of the input coupling, the SOA, and the output coupling, respectively. $G_{S O A}$ is the net gain of the SOA. $L_{\text {input }}$ and $L_{\text {output }}$ are the input and output coupling losses, respectively. The noise factor of a passive lossy device is identical to its loss (in a linear ratio) [15], hence, $F_{\text {input }}$ and $F_{\text {input }}$ in eq. (2) are replaced by $L_{\text {input }}$ and $L_{\text {output }}$. Since, $G_{S O A}$ is large, especially at lossless operation of the switch, the last term of eq. (2) is negligible. Simplifying eq. (2) one obtains:

$$
\begin{equation*}
N F_{G B}=10 \log _{10} L_{i n p u t}+N F_{S O A} \tag{3}
\end{equation*}
$$

Figure 5 (c) presents the $N F_{G B}$ and $N F_{S O A}$ versus input power to the $\mathrm{SiPh} / \mathrm{InP}$ hybrid switch. $N F_{G B}$ and $N F_{S O A}$ are measured at 80 mA bias current. The minimum value of measured $N F_{S O A}$ is 7.7 dB which is in agreement with the fabrication foundry value ( 7 dB ). The extracted $N F_{S O A}$ is smaller than the $N F$ of 10 dB reported for the hybrid switch with smaller port count [6]. We showed in this study that in spite of the 25 dB of gain provided by the SOAs, the OSNR remains large enough even at large values of SOA bias current (Fig. 5). Along with the clear eye diagrams presented in Fig. 4, these results reveal that the gain block is capable of low noise data transmission.

In a $\mathrm{SiPh} /$ InP hybrid switch, the unused SOAs that are not in the active optical signal paths are switched off. This reduces the crosstalk by absorbing the leaked signal in the SiPh block to the unused ports, and reduces the system level crosstalk between the active channel and the idle channels. To further suppress the crosstalk, one can exploit low crosstalk SiPh switch fabrics [17]. The power dissipation in the SiPh $8 \times 8$ switch mainly consists of the power dissipated in the thermo-optic MZIs. We consider an average of 10 mW power dissipation per MZI, thus, 120 mW in total [18]. For lossless operation of the switch, the SOAs in line with the signal are biased at 75 mA current, corresponding to 1.54 V voltage, consuming 115.5 mW power. Therefore, the energy consumption of the presented hybrid switch at zero fiber-to-fiber loss while all ports are active is $10.44 \mathrm{pJ} / \mathrm{bit}$. This is $17 \%$ lower compared with the lowest energy consumption so far reported for a lossless $8 \times 8$ switch on InP platform ( $12.6 \mathrm{pJ} / \mathrm{bit}$ in a similar bit rate [19]).

## IV. CONCLUSION

The lossless operation of an $8 \times 8 \mathrm{SiPh} / \mathrm{InP}$ hybrid optical switch is experimentally demonstrated. The proposed device
consists of an $8 \times 8$ MZI-based thermo-optic Banyan switch in the SiPh platform edge-coupled to the 8 -channel gain block in InP. Zero fiber-to-fiber optical loss is achieved for a net gain of approximately 25 dB , provided by $1300 \mu \mathrm{~m}$ long SOAs biased at 75 mA to 90 mA . Wide open eye diagrams for 12.5 Gb/s NRZ PRBS-31 payload transmission and OSNR greater than 30 dB are demonstrated. These results confirm the suitability of hybrid integrated lossless switch for the distortion-free high-speed optical payload data transmission. The total energy consumption of the hybrid switch while operating at lossless mode and data rate of $12.5 \mathrm{~Gb} / \mathrm{s}$ is $10.44 \mathrm{pJ} / \mathrm{bit}$.

## REFERENCES

[1] C. V. Networking, "Cisco Global Cloud Index: Forecast and Methodology, 2016-2021," Cisco Public, San Jose, CA, USA, White Paper, 2016.
[2] D. A. B. Miller, "Optical interconnects to electronic chips," Appl. Opt., vol. 49, no. 25, p. F59, Sep. 2010.
[3] Q. Cheng, S. Rumley, M. Bahadori, and K. Bergman, "Photonic switching in high performance datacenters [Invited]," Opt. Express, vol. 26, no. 12, p. 16022, Jun. 2018.
[4] A. Hayakawa, H. Ebe, Y. Chen, and T. Mori, "Silicon photonics optical transceivers for high-density, low-power LSI interconnect," Fujitsu Sci. Tech. J., vol. 52, no. 1, p. 19, Jan. 2016.
[5] A. Wonfor, H. Wang, R. V. Penty, and I. H. White, "Large port count high-speed optical switch fabric for use within datacenters [Invited]," J. Opt. Commun. Netw., vol. 3, no. 8, pp. A32-A39, Aug. 2011.
[6] R. Konoike et al., "SOA-integrated silicon photonics switch and its lossless multistage transmission of high-capacity WDM signals," J. Lightw. Technol., vol. 37, no. 1, pp. 123-130, Jan. 1, 2019.
[7] T. Matsumoto et al., "Hybrid-integration of SOA on silicon photonics platform based on flip-chip bonding," J. Lightw. Technol., vol. 37, no. 2, pp. 307-313, Jan. 15, 2019.
[8] H. R. Mojaver, A. S. Dhillon, R. B. Priti, V. I. Tolstikhin, and O. Liboiron-Ladouceur, "Lossless scalable optical switch design in a SiP/InP hybrid platform," in Proc. 24th OptoElectron. Commun. Conf. (OECC) Int. Conf. Photon. Switching Comput. (PSC), Jul. 2019, pp. 1-3.
[9] X. Ye, Y. Yin, S. J. B. Yoo, P. Mejia, R. Proietti, and V. Akella, "DOS: A scalable optical switch for datacenters," in Proc. 6th ACM/IEEE Symp. Architectures Netw. Commun. Syst. (ANCS), Oct. 2010, pp. 1-12.
[10] Applied Nanotools Inc. Accessed: Jan. 29, 2020. [Online]. Available: https://www.appliednt.com
[11] R. B. Priti and O. Liboiron-Ladouceur, "A broadband rearrangable non-blocking MZI-based thermo-optic O-band switch in Silicon-onInsulator," in Proc. Adv. Photon. (IPR, NOMA, Sensors, Netw., SPPCom, PS), vol. 2, pp. 1-3, Jul. 2017.
[12] N. Hatori et al., "A hybrid integrated light source on a silicon platform using a trident spot-size converter," J. Lightw. Technol., vol. 32, no. 7, pp. 1329-1336, Apr. 2014.
[13] SMART Photonics. Accessed: Jan. 29 2020. [Online]. Available: https://smartphotonics.nl
[14] T. Barwicz et al., "Automated, high-throughput photonic packaging," Opt. Fiber Technol., vol. 44, pp. 24-35, Aug. 2018.
[15] O. Liboiron-Ladouceur, B. A. Small, and K. Bergman, "Physical layer scalability of a WDM optical packet interconnection network," J. Lightw. Technol., vol. 24, no. 1, pp. 262-270, Jan. 2006.
[16] D. M. Baney, P. Gallion, and R. S. Tucker, "Theory and measurement techniques for the noise figure of optical amplifiers," Opt. Fiber Technol., vol. 6, no. 2, pp. 122-154, Apr. 2000.
[17] N. Dupuis et al., "Ultralow crosstalk nanosecond-scale nested $2 \times 2$ Mach-Zehnder silicon photonic switch," Opt. Lett., vol. 41, no. 13, pp. 3002-3005, Jul. 2016.
[18] R. B. Priti, Y. Xiong, and O. Liboiron-Ladouceur, "Efficiency improvement of an O-band SOI-MZI thermo-optic matrix switch," in Proc. IEEE Photon. Conf. (IPC), Oct. 2016, pp. 823-824.
[19] Q. Cheng, A. Wonfor, J. L. Wei, R. V. Penty, and I. H. White, "Lowenergy, high-performance lossless $8 \times 8$ SOA switch," in Proc. Opt. Fiber Commun. Conf., Mar. 2015, pp. 1-3, Paper Th4E-6.

