# Low Switching Frequency Based Asymmetrical Multilevel Inverter Topology With Reduced Switch Count 

MARIF DAULA SIDDIQUE ${ }^{\text {© }}{ }^{1,2}$, (Student Member, IEEE), SAAD MEKHILEF ${ }^{\oplus 1,3}$, (Senior Member, IEEE), NORAISYAH MOHAMED SHAH ${ }^{1}$, (Member, IEEE), ADIL SARWAR ${ }^{\oplus 4}$, (Member, IEEE), ATIF IQBAL ${ }^{\oplus 2}$, (Senior Member, IEEE), MOHAMMAD TAYYAB ${ }^{\odot}$, AND MOHSIN KARIM ANSARI ${ }^{4}$<br>${ }^{1}$ Power Electronics and Renewable Energy Research Laboratory, Department of Electrical Engineering, University of Malaya, Kuala Lumpur 50603, Malaysia<br>${ }^{2}$ Department of Electrical Engineering, Qatar University, Doha, Qatar<br>${ }^{3}$ Center of Research Excellence in Renewable Energy and Power Systems, King Abdulaziz University, Jeddah 21589, Saudi Arabia<br>${ }^{4}$ Department of Electrical Engineering, Aligarh Muslim University, Aligarh 202001, India<br>Corresponding authors: Saad Mekhilef (saad@um.edu.my) and Atif Iqbal (atif.iqbal@qu.edu.qa)


#### Abstract

The inceptions of multilevel inverters (MLI) have caught the attention of researchers for medium and high power applications. However, there has always been a need for a topology with a lower number of device count for higher efficiency and reliability. A new single-phase MLI topology has been proposed in this paper to reduce the number of switches in the circuit and obtain higher voltage level at the output. The basic unit of the proposed topology produces 13 levels at the output with three dc voltage sources and eight switches. Three extentions of the basic unit have been proposed in this paper. A detailed analysis of the proposed topology has been carried out to show the superiority of the proposed converter with respect to the other existing MLI topologies. Power loss analysis has been done using PLECS software, resulting in a maximum efficiency of $98.5 \%$. Nearest level control (NLC) pulse-width modulation technique has been used to produce gate pulses for the switches to achieve better output voltage waveform. The various simulation results have been performed in the PLECS software and a laboratory setup has been used to show the feasibility of the proposed MLI topology.


INDEX TERMS DC-AC converter, multilevel inverter, reduce switch count, nearest level control (NLC).

## I. INTRODUCTION

Nowadays, multilevel inverters are getting more attention in many industrial and renewable energy applications. Compare to its two-level counterparts, multilevel inverter have superior power quality feature with low total harmonic distortion (THD). The conventional MLI topologies which include neutral point clamped or diode clamped MLI (NPCMLI), flying capacitor MLI (FCMLI) and cascaded H-bridge MLI (CHBMLI) are being used in industries for varied applications. The high power application include HVDC transmission system, solar PV generation system, wind energy generation system and traction in railways while lower power level MLI is used in grinding mills, pumps, conveyor belts,

[^0]reactive power compensation, propulsion of marine system and starter of turbines etc. [1]-[4]. But these conventional topologies have some limitations. There is a requirement of large number of isolated DC power supply in CHB topology which increases with the number of levels in the output voltage waveform while FC-MLI requires a complex control mechanism to ensure that the voltage across the capacitor is maintained constant. This control becomes more challenging when the number of capacitor increases exponentially with the higher output voltage level generation. Over the last few years, the research has been focused on developing topologies to overcome the shortcomings of the conventional multilevel inverter [5], [6].

Researchers are trying to further reduce the number of switches for overcoming the cost constraint and improving the quality of output voltage waveform by increasing the
number of levels at the output voltage. With a higher number of levels, the advantages possessed by the topology includes the increase in efficiency, reliability, power density, reduced filter size, and increased range of applications [7].

Designing newer MLI topology derive its motivation to reduce the count of isolated DC power supply, switch and gate driver requirement. Based on these parameters several topologies have been presented in the literature [6]-[8]. In [9], a topology based on developed H -bridge produces both polarities (negative \& positive) in the output voltage waveform. But the requirement of blocking maximum output voltage by two switches in the topology limits its use for high voltage application. The authors of [10] have tried to resolve this problem by modifying circuit topology. Several other MLI topologies have been proposed in [11]-[15] each having some advantages and shortcomings.

The topology proposed in [16] has a structure as a sub multilevel module which can be connected in series. However, the use of backend H-bridge limits its applications for high voltage applications. The work done in [16] has been modified, and a newer topology has been proposed in [17]. In [17], the cascaded topology is based on the half-bridge configured dc voltage sources. The modified single unit structure has switches in one leg instead of the dc voltage sources and every unit has a different H -bridge for obtaining the voltage polarity. The modified structure has lesser voltage stress on the H -bridge switches due to cascade connection but the number of switches increases as compared to [16]. A bidirectional multilevel inverter topology has been proposed in [18] which has asymmetric as well as symmetric configurations having a fewer number of DC power supply and lesser driver circuits and power electronic switches requirement. But, the use of backend H -bridge increases the total standing voltage (TSV) of the topology.

Many topologies incorporating modified H-Bridge (MHB) configuration has been employed by various topologies to enhance the level of voltage generated manifold [10], [19]-[25]. Apart from generating the polarity of voltage level, a MHB also generates voltage level corresponding to the addition of the voltages on the two sides of the MHB. In all of the above topologies, at least two switches need to block the peak of the output voltage. Similarly, a new category of multilevel inverter topologies has been based on the reduced voltage stress across the switches. In this kind of topologies, the maximum voltage stress across any switch is less than the peak output voltage [26]-[30].

In this paper, a novel MLI topology has been proposed with the aim of reduced switch count, reduced TSV and individual voltage stress for the higher number of levels. This paper has been organized as follows: a detailed analysis of the proposed topology is carried out in section II. Section III discusses the nearest level control pulse width modulation techniques for producing pulses for the gate driver circuit. Section IV provided the comparative study for the proposed topology considering various circuit parameters. Section V gives a detailed analysis of the power loss using PLECS software.


FIGURE 1. Basic unit of the proposed topology.

TABLE 1. Switching table for the basic unit of the proposed topology.

| $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | $\mathrm{~S}_{7}$ | $\mathrm{~S}_{8}$ | $\mathrm{~V}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | $\mathrm{~V}_{\mathrm{dc}}$ |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | $2 \mathrm{~V}_{\mathrm{dc}}$ |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $3 \mathrm{~V}_{\mathrm{dc}}$ |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | $4 \mathrm{~V}_{\mathrm{dc}}$ |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $5 \mathrm{~V}_{\mathrm{dc}}$ |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $6 \mathrm{~V}_{\mathrm{dc}}$ |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $-\mathrm{V}_{\mathrm{dc}}$ |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | $-2 \mathrm{~V}_{d c}$ |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | $-3 \mathrm{~V}_{\mathrm{dc}}$ |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | $-4 \mathrm{~V}_{\mathrm{dc}}$ |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | $-5 \mathrm{~V}_{\mathrm{dc}}$ |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | $-6 \mathrm{~V}_{\mathrm{dc}}$ |

Simulation results have been presented in section VI which is validated by experiment on a prototype of the MLI. The conclusion is presented in VII.

## II. DETAILED ANALYSIS OF THE PROPOSED TOPOLOGY A. BASIC UNIT

The basic unit of the proposed multilevel inverter topology is shown in Fig 1. The circuit consists of three de voltage sources of magnitude $\mathrm{V}_{\mathrm{dc}}, 2 \mathrm{~V}_{\mathrm{dc}}$ and $3 \mathrm{~V}_{\mathrm{dc}}$ and eight power semiconductor switches. The switch pair $\left(S_{1}, S_{2}\right),\left(S_{3}, S_{4}\right)$, $\left(S_{5}, S_{6}\right)$, and $\left(S_{7}, S_{8}\right)$ are connected to the topology such that their conduction at the same time leads to short circuit of dc voltage sources. Therefore these switch pairs need to be operated in complementary mode. Table 1 gives the switching modes of the proposed basic unit. Fig 2. Shows various switching states of the proposed topology as per the switching states shown in Table 1.

One of the important aspect in the designing of MLI topology is the total standing voltage. It is defined as the sum of highest voltage stress appearing across switch for all the levels generated at the output. For the basic unit of the proposed MLI topology, the maximum voltage stress across each switch is given as:

$$
\left.\begin{array}{l}
V_{S 1}=V_{S 2}=3 V_{d c}+2 V_{d c}=5 V_{d c}  \tag{1}\\
V_{S 3}=V_{S 4}=2 V_{d c} \\
V_{S 5}=V_{S 6}=V_{d c} \\
V_{S 7}=V_{S 8}=V_{d c}+3 V_{d c}=4 V_{d c}
\end{array}\right\}
$$

where $\mathrm{V}_{\mathrm{S} 1}, \mathrm{~V}_{\mathrm{S} 2}, \mathrm{~V}_{\mathrm{S} 3}, \mathrm{~V}_{\mathrm{S} 4}, \mathrm{~V}_{\mathrm{S} 5}, \mathrm{~V}_{\mathrm{S} 6}, \mathrm{~V}_{\mathrm{S} 7}$, and $\mathrm{V}_{\mathrm{S} 8}$ are the voltage stress of switches $S_{1}, S_{2}, S_{3}, S_{4}, S_{5}, S_{6}, S_{7}$, and $S_{8}$


FIGURE 2. Switching states for positive half voltage generation with. (a) $V_{0}=0$, (b) $V_{0}=V_{d c}$ (c) $V_{0}=2 V_{d c}$ (d) $V_{0}=3 V_{d c}$ (e) $V_{0}=\mathbf{4} V_{d c}$, (f) $\mathrm{V}_{\mathrm{o}}=\mathbf{5} \mathrm{V}_{\mathrm{dc}}$, and (g) $\mathrm{V}_{\mathrm{o}}=\mathbf{6} \mathrm{V}_{\mathrm{dc}}$.


FIGURE 3. Extension I of the basic unit.
respectively. Therefore, the TSV of the basic unit sum to be

$$
\begin{equation*}
T S V=2\left(V_{S 1}+V_{S 3}+V_{S 5}+V_{S 7}\right)=24 V_{d c} \tag{2}
\end{equation*}
$$

## B. STRUCTURE OF THE PROPOSED TOPOLOGY

The basic unit of the proposed topology as shown in Fig. 1 can be extended in three different approaches which are discussed below.
i. Extension I: In this approach, $k$ number of dc voltage source of magnitude $2 \mathrm{~V}_{\mathrm{dc}}$ are included to the basic unit as shown in Fig. 3. The inclusion of a DC power supply increases the output voltage level by four. With each additional dc voltage source, one bidirectional switch is added to the topology.
For $k$ number of such dc power supply, the equations for the number of switches $\left(\mathrm{N}_{\mathrm{sw}}\right)$, gate driver $\left(\mathrm{N}_{\mathrm{gd}}\right)$, the dc power supply $\left(\mathrm{N}_{\mathrm{dc}}\right)$ and the levels $(\mathrm{N})$ for the proposed


FIGURE 4. Extension II of the basic unit.

MLI topology are given as:

$$
\begin{align*}
& N_{s w}=(2 k+6) \\
& N_{g d}=(k+7)  \tag{3}\\
& N_{s}=(k+2) \\
& N=(4 k+9)
\end{align*}
$$

The TSV of the topology shown in Fig can be calculated as

$$
\begin{align*}
& V_{S 1}=V_{S 2}=3 V_{d c}+k \times 2 V_{d c}=(3+2 k) V_{d c} \\
& V_{S 3}=V_{S 4}=k \times 2 V_{d c}=2 k V_{d c} \\
& V_{S 5}=V_{S 6}=V_{d c}  \tag{4}\\
& V_{S 7}=V_{S 8}=V_{d c}+3 V_{d c}=4 V_{d c}
\end{align*}
$$

For the voltage stress of the bidirectional switches connected to $2 \mathrm{~V}_{\mathrm{dc}}\left(\mathrm{TSV}_{\mathrm{L}}\right)$ can be calculated as

$$
\begin{equation*}
T S V_{L}=M \times 2 V_{d c} \tag{5}
\end{equation*}
$$

where $M$ is given by

$$
\left.\begin{array}{l}
M=\frac{3 k^{2}+2 k-1}{4} \text { for odd number of } k, k>2  \tag{6}\\
M=\frac{3 k^{2}+2 k}{4} \text { for even number of } k, k>2
\end{array}\right\}
$$

Therefore, the TSV of the extension I is given as

$$
\begin{equation*}
T S V=(2 M+8 k+16) V_{d c} \tag{7}
\end{equation*}
$$

ii. Extension II: In this approach, $k$ number of dc voltage source of magnitude $\mathrm{V}_{\mathrm{dc}}$ are included in the basic unit as shown in Fig. 4.

There is an increase in two levels at the output voltage level with each addition in DC power supply in this extension. The different equations for the topology shown in Fig. 4 are given as

$$
\begin{align*}
& N_{s w}=(2 k+6) \\
& N_{g d}=(k+7)  \tag{8}\\
& N_{s}=(k+2) \\
& N=(2 k+11)
\end{align*}
$$

Similarly, the TSV of the topology is given as

$$
\begin{equation*}
T S V=(M+4 k+20) V_{d c} \tag{9}
\end{equation*}
$$

where $M$ can be calculated using (6).
iii. Extension III: In this extension, both Ext-I and Ext-II are combined together, i.e., there ia an addition of $k$ DC power


FIGURE 5. Extension III of the basic unit.

TABLE 2. Different equations of the proposed topologies.

| Extension | $\mathrm{N}_{\mathrm{sw}}$ | $\mathrm{N}_{\mathrm{gd}}$ | $\mathrm{N}_{\mathrm{dc}}$ |
| :---: | :---: | :---: | :---: |
| I | $\frac{1}{2}(N+3)$ | $\frac{1}{4}(N+19)$ | $\frac{1}{4}(N-1)$ |
| II | $(2 N-18)$ | $(N-5)$ | $(N-10)$ |
| III | $\frac{2}{3}(N-1)$ | $\frac{1}{3}(N+11)$ | $\frac{1}{6}(N+5)$ |

supply number with magnitudes of $2 \mathrm{~V}_{\mathrm{dc}}$ and $\mathrm{V}_{\mathrm{dc}}$ simultaneously. This arrangement is shown in Fig. 5. The different equations for such kind of extension are given as:

$$
\left.\begin{array}{l}
N_{s w}=(4 k+4)  \tag{10}\\
N_{g d}=(2 k+6) \\
N_{s}=(2 k+1) \\
N=(6 k+7)
\end{array}\right\}
$$

Similarly, the TSV of the topology is given as

$$
\begin{equation*}
T S V=(3 M+12 k+12) V_{d c} \tag{11}
\end{equation*}
$$

The three extensions of the proposed basic unit has been summarized in Table 2 with equations in terms of the number of levels $N$.

## III. NEAREST LEVEL CONTROL

The modulation techniques such as optimal switching technique, selective harmonic elimination (SHE), and nearest level control methods are the most preferred techniques used in high-power applications [31], [32]. In SHE method, nonlinear transcendental equations are used analytically to eliminate lower order harmonics. The trigonometric terms in the equation provide multiple sets of switching angles. The main problem associated with SHE is to solve the transcendental equations due to its complexity. These equations can be solved by using various soft computing techniques for obtaining optimized switching angles in open loop applications. However, it is very difficult to use it in closed loop applications. The nearest level control techniques are used in high voltage applications and can be classified into two types: (i) nearest space vector control and (ii) nearest-level control technique. The drawbacks of SHE can be eliminated


FIGURE 6. Nearest level control with. (a) sampled reference signal and. (b) implementation of NLC.
by using nearest control techniques, in which the switching losses are minimized and lower order harmonics are reduced. The NLC method operates at 50 Hz or 60 Hz , and it can be extended to $N$ level. The vector control method is more complex in nature for finding the nearest vector and will take more computational time for the operation [33], [34].

In the present work, NLC has been used for controlling the output voltage of the proposed basic unit of the multilevel inverter. The working of the NLC technique is depicted in Fig. 6 (a) and (b). The modulation index (MI) can be varied in NLC by changing the $\mathrm{V}_{\text {ref }}$ and can be defined in (12).

$$
\begin{equation*}
\text { Modulation Index }=\frac{2 V_{r e f}}{(N-1) V_{d c}} \tag{12}
\end{equation*}
$$

## IV. COMPARATIVE STUDY

In order to show the merits of the proposed topology over other structures of the multilevel inverter topologies, a comparative study has been presented in this section for the basic unit and its extended topologies.

## A. COMPARISION OF BASIC UNIT

A quantitative comparison has been presented in Table 3, The common aspect of these topology has been that all these topologies have three dc voltage sources. Apart from quantitative comparison, the maximum blocking voltage (MBV) and TSV has also been considered in per unit. For per unit calculation, the actual value of MBV and TSV has been divided by the peak of the output voltage. From Table 3, the topologies proposed in [19] and [27] generates 15 levels. However, the TSV has a higher value compared to the proposed topology. Also, the topology proposed in [28] requires a lower number of switches and gate driver circuit compare to the proposed topology. However, the topology of [28] uses four power diodes which will have an adverse effect on the

TABLE 3. Quantitative comparison of the basic unit of the proposed topology.

| Topology | N | $\mathrm{N}_{\mathrm{sw}}$ | $\mathrm{N}_{\mathrm{gd}}$ | $\mathrm{N}_{\mathrm{d}}$ | MBV | $\mathrm{MBV}_{\mathrm{pu}}$ | $\mathrm{TSV}_{\mathrm{pu}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[18]$ | 7 | 8 | 7 | 0 | 3 | 1 | 6 |
| $[20]$ | 11 | 10 | 9 | 0 | 5 | 1 | 6.6 |
| $[26]$ | 11 | 8 | 7 | 0 | 4 | 0.8 | 5.5 |
| $[27]$ | 15 | 10 | 9 | 0 | 6 | 0.857 | 4.857 |
| $[28]$ | 9 | 7 | 7 | 4 | 4 | 1 | 5.25 |
| Proposed | 13 | $\mathbf{8}$ | $\mathbf{8}$ | $\mathbf{0}$ | $\mathbf{5}$ | $\mathbf{0 . 8 3 3}$ | $\mathbf{4}$ |

efficiency, and the TSV of the topology is higher compared to the proposed topology.

## B. COMPARISON OF THE EXTENDED TOPOLOGIES

In this section, a comparison has been carried out with recently proposed reduce switch count based MLI topologies and the proposed topology (extension I). The comparison is based on the switch and driver requirement and the DC power supply as the number of levels increases.
A correlation between the number of switches and the number of levels with similar topologies have been depicted in Fig. 7 (a). The lines shown in Fig. 7 (a) illustrates that the proposed topology requires a lower number of switches compared to all other topologies used for the comparisons. In the same way, Fig. 7 (b) shows the relationship of the number of gate driver circuit required against the number of voltage levels at the output for different topologies along with the proposed topology. The proposed topology requires a lower number of gate driver circuit in contrast to all other topologies.

DC power supply count reduction is an important aspect for design purpose of MLI. Lesser number of DC power supply increases the practical application aspects of the topology. Fig. 7 (c) shows the lower number of dc voltage source requirement of the proposed topology compared to other topologies.

## V. POWER LOSS ANALYSIS

For the calculation of power losses of the basic unit of the proposed topologies, PLECS software has been used using the thermal modelling of the power semiconductor devices. The losses in the power semiconductor devices due to switching and conduction loss are accurately calculated using the multidimensional lookup tables created by the information provided by the manufacturer in the date sheet. The loss model of turn OFF, turn ON, and conduction losses of the IGBT switch IKW25N120H3 manufactured by Infineon are given in Fig. 8 (a), (b), and (c) respectively up to 25A. With the step voltage of $50 \mathrm{~V}( \pm 300 \mathrm{~V}$ peak output voltage $)$, the power loss of the proposed topology has been analyzed using different types of load.


FIGURE 7. Comparison of proposed topology with extension-I for. (a) number of switches. (b) number of gate driver circuit. and (c) number of dc voltage sources against number of levels.

Fig. 9 shows the efficiency vs output power curve for a resistive load. The maximum efficiency achieved using the proposed topology has been $98.5 \%$ with an output power of 100 W . Furthermore, Fig. 10 (a) - (d) shows the power loss distribution among different switches of the basic unit of the proposed topology. The power loss of switches of complementary switch pair have same value due to same number of turn ON and OFF over a fundamental period.

## VI. RESULTS AND DISCUSSION

The basic unit of the proposed topology has been simulated and the simulation results have been verified using the experimental results. In this section, both simulation and experimental results are discussed.

## A. SIMULATION RESULTS

The basic unit of the proposed topology has been simulated using PLECS software. For simulation, the $\mathrm{V}_{\mathrm{dc}}$ is selected as 50 V . This results in the magnitude of three input dc voltage sources as $50 \mathrm{~V}, 100 \mathrm{~V}$ and 150 V . The resultant 13 level output voltage has a peak voltage of 300 V with a step voltage magnitude of 50 V .

Fig. 11 (a) shows the waveforms of output voltage and current of a series connected resistive-inductive load of


FIGURE 8. Loss model for (a) turn ON losses, (b) turn OFF losses, and (c) conduction losses for IGBT IKW25N120H3 up to 25A, [E = Energy loss (mJ), $\mathbf{V}_{\text {block }}=$ OFF state blocking voltage (V), ion $=\mathbf{O N}$ state current (A), and $V_{o n}=\mathbf{O N}$ state voltage drop (V)].
$\mathrm{Z}=10 \Omega+100 \mathrm{mH}$ with a change of modulation index. The different dynamic and steady state response of the output voltage and current waveforms are also depicted in Fig. 11 (a). The harmonic spectrum of the output voltage and current has been depicted in Fig. 11 (b). The THD of voltage and current has a value of $6.3 \%$ and $0.35 \%$ respectively. Furthermore, a step change of load type from purely resistive load i.e., $Z=50 \Omega$ to a series connected RL load with $Z=50 \Omega+100 \mathrm{mH}$ has been also been depicted in Fig. 11 (c).


FIGURE 9. Efficiency vs output power curve of the basic unit of the proposed topology.


FIGURE 10. Power loss distribution of different switches with different loading conditions [Ps_c, Ps_sw, Pd_c, and Pd_sw represents conduction losses of switch, switching losses of switch, conduction losses of diode, and switching losses of diode respectively.].

## B. EXPERIMENTAL RESULTS

The performance of the proposed topology has been verified by developing a laboratory prototype to verify simulation results and is shown in Fig. 12. In the experimental setup, Toshiba IGBT GT50J325 is used as a power switch and dSPACE 1104 controller is used for gate pulse generation for different switches. Nearest level control (NLC) pulse width modulation technique is used due to its ease of implementation.

For the hardware results, the step voltage, i.e., $\mathrm{V}_{\mathrm{dc}}$ has been selected as 40 V . Therefore, the magnitude of dc voltage source used in the basic unit are of $40 \mathrm{~V}, 80 \mathrm{~V}$ and 120 V . This results in a staircase output voltage of 13 levels having a peak voltage of 240 V as shown in Fig. 13 (a). Fig. 13 (a) also shows the output voltage and output current when a resistive load of $100 \Omega$ is connected at the load. The current waveform will resemble the voltage with different peak. The THD value


FIGURE 11. Simulation results with (a) dynamic change of modulation index (b) FFT of 13 level output voltage and current with $Z=10 \Omega+100 \mathrm{mH}$ and (c) output voltage and current waveforms with change of load from $Z=50 \Omega$ to $Z=50 \Omega+100 \mathrm{mH}$.


FIGURE 12. Experimental setup.
of the output voltage has a value of $5.65 \%$. The different parameter of the output voltage and current have been shown in Fig. 13 (b). Similarly, Fig, 14 (a) and (b) the output voltage


FIGURE 13. Experimental results. (a) voltage and current waveform. and (b) different parameters at the output with resistive load.


FIGURE 14. Experimental results. (a) voltage and current waveform. and (b) different parameters at the output with resistive-inductive load.
with current waveform and output parameters with a series connected resistive-inductive load with $Z=100 \Omega+200 \mathrm{mH}$, respectively.


FIGURE 15. Experimental results of basic unit after changing MI values from. (a) $\mathbf{1 . 0}$ to $\mathbf{0 . 2}$ (b) $\mathbf{0 . 4}$ to $\mathbf{1 . 0}$. and (c) $\mathbf{1 . 0}$ to $\mathbf{0 . 6 6}$.

The circuit is also listed for dynamic change in modulation index as shown in Fig. 15 while it is increases from (1.0-0.2) in Fig. 15 (a), ( 0.4 to 1.0) It decreases from and (1.0-0.66) in Fig. 15 (b) and Fig. 15 (c), respectively. Although the number of levels were decreased when decreasing the modulation index, the dynamic performance did not deteriorate. Similarly, increasing the modulation index also have no effect on the dynamic performance of the output voltage. A high concordance is obtained between simulation and experimental results. The harmonic distortion obtained in experimental results is near about same as obtained in simulation as seen by comparing the results of Fig. 15 and Fig. 11 (a). Moreover, results obtained for varying modulation index in both simulation and hardware results are also
showing a good performance in both hardware and simulation results.

## VII. CONCLUSION

The paper presents a novel MLI topology with multiple extension capabilities. The basic unit of the proposed topology produces 13 levels using eight unidirectional switches and three dc voltage sources. Three different extension of the basic unit has been proposed. The performance analysis of the basic unit of the proposed topology has been done and the comparative results with some recently proposed topologies in literature have been presented in the paper. Further, a power loss analysis of the dynamic losses (switching and conduction) in the MLI has also been presented, which gives the maximum efficicnecy of the basic unit as $98.5 \%$. The power loss distribution in all the switches for different combination of loads have also been demonstrated in the paper. The performance of the proposed topology has been simulated with dynamic modulation indexes and different combination of loads using PLECS sorftware. A prototype of the basic unit has been developed in the laboratory and the simulation results have been validated using the different expriemntal results considering different modulation indexes.

## ACKNOWLEDGMENT

This publication was made possible by QU High Impact Grant \# [QUHI-CENG-19/20-2] from Qatar University. The statements made herein are solely the responsibility of the authors. The publication charges are funded by the Qatar National Library, Doha, Qatar.

## REFERENCES

[1] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553-2580, Aug. 2010.
[2] H. Aburub, J. Holtz, and J. Rodriguez, "Medium-voltage multilevel converters-state of the art, challenges, and requirements in industrial applications," IEEE Trans. Ind. Electron, vol. 57, no. 8, pp. 2581-2596, Dec. 2010.
[3] H. Akagi, "Multilevel converters: Fundamental circuits and systems," Proc. IEEE, vol. 105, no. 11, pp. 2048-2065, Nov. 2017.
[4] J. I. Leon, S. Vazquez, and L. G. Franquelo, "Multilevel converters: Control and modulation techniques for their operation and industrial applications," Proc. IEEE, vol. 105, no. 11, pp. 2066-2081, Nov. 2017.
[5] J. Venkataramanaiah, Y. Suresh, and A. K. Panda, "A review on symmetric, asymmetric, hybrid and single DC sources based multilevel inverter topologies," Renew. Sustain. Energy Rev., vol. 76, pp. 788-812, Sep. 2017.
[6] M. Vijeh, M. Rezanejad, E. Samadaei, and K. Bertilsson, "A general review of multilevel inverters based on main submodules: Structural point of view," IEEE Trans. Power Electron., to be published.
[7] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: A review," IEEE Trans. Power Electron., vol. 31, no. 1, pp. 135-151, Jan. 2016.
[8] N. Prabaharan and K. Palanisamy, "A comprehensive review on reduced switch multilevel inverter topologies, modulation techniques and applications," Renew. Sustain. Energy Rev., vol. 76, pp. 1248-1282, Sep. 2017.
[9] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "A new general multilevel converter topology based on cascaded connection of submultilevel units with reduced switching components, DC sources, and blocked voltage by switches," IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7157-7164, Nov. 2016.
[10] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimal design of new cascaded switch-ladder multilevel inverter structure," IEEE Trans. Ind. Electron., vol. 64, no. 3, pp. 2072-2080, Mar. 2017.
[11] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, M. A. Memon, M. Seyedmahmoudian, B. Horan, A. Stojcevski, K. Ogura, M. Rawa, and H. Bassi, "Asymmetrical multilevel inverter topology with reduced number of components," in Proc. IEEE Int. Conf. Power Electron., Drives Energy Syst. (PEDES), Dec. 2018, pp. 1-5.
[12] S. Sabyasachi, V. B. Borghate, R. R. Karasani, S. K. Maddugari, and H. M. Suryawanshi, "Hybrid control technique-based three-phase cascaded multilevel Inverter topology," IEEE Access, vol. 5, pp. 26912-26921, 2017.
[13] C. Dhanamjayulu and S. Meikandasivam, "Implementation and comparison of symmetric and asymmetric multilevel inverters for dynamic loads," IEEE Access, vol. 6, pp. 738-746, 2017.
[14] J. S. M. Ali, R. S. Alishah, N. Sandeep, S. H. Hosseini, E. Babaei, K. Vijayakumar, and U. R. Yaragatti, "A new generalized multilevel converter topology based on cascaded connection of basic units," IEEE J. Emerg. Sel. Topics Power Electron., to be published.
[15] J. S. M. Ali, R. S. Alishah, and V. Krishnasamy, "A new generalized multilevel converter topology with reduced voltage on switches, power losses, and components," IEEE J. Emerg. Sel. Topics Power Electron., vol. 7, no. 2, pp. 1094-1106, Jun. 2019.
[16] E. Babaei, "A cascade multilevel converter topology with reduced number of switches," IEEE Trans. Power Electron., vol. 23, no. 6, pp. 2657-2664, Nov. 2008.
[17] J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, "A new multilevel converter topology with reduced number of power electronic components," IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 655-667, Feb. 2012.
[18] H. Samsami, A. Taheri, and R. Samanbakhsh, "New bidirectional multilevel inverter topology with staircase cascading for symmetric and asymmetric structures," IET Power Electron., vol. 10, no. 11, pp. 1315-1323, Sep. 2017.
[19] E. Babaei, S. Laali, and S. Alilu, "Cascaded multilevel inverter with series connection of novel H-bridge basic units," IEEE Trans. Ind. Electron., vol. 61, no. 12, pp. 6664-6671, Dec. 2014.
[20] M. Jayabalan, B. Jeevarathinam, and T. Sandirasegarane, "Reduced switch count pulse width modulated multilevel inverter," IET Power Electron., vol. 10, no. 1, pp. 10-17, Jan. 2017.
[21] S. P. Gautam, S. Gupta, and L. K. Sahu, "Reduction in number of devices for symmetrical and asymmetrical multilevel inverters," IET Power Electron., vol. 9, no. 4, pp. 698-709, Mar. 2016.
[22] E. Babaei and S. Laali, "Optimum structures of proposed new cascaded multilevel inverter with reduced number of components," IEEE Trans. Ind. Electron., vol. 62, no. 11, pp. 6887-6895, Nov. 2015.
[23] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimization assessment of a new extended multilevel converter topology," IEEE Trans. Ind. Electron., vol. 64, no. 6, pp. 4530-4538, Jun. 2017.
[24] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, "An envelope type (E-type) module: Asymmetric multilevel inverters with reduced components," IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7148-7156, Nov. 2016.
[25] E. Samadaei, A. Sheikholeslami, S. A. Gholamian, and J. Adabi, "A square T-type (ST-Type) module for asymmetrical multilevel inverters," IEEE Trans. Power Electron., vol. 33, no. 2, pp. 987-996, Feb. 2018.
[26] M. D. Siddique, S. Mekhilef, N. M. Shah, and M. A. Memon, "Optimal design of a new cascaded multilevel inverter topology with reduced switch count," IEEE Access, vol. 7, pp. 24498-24510, 2019.
[27] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, and M. A. Memon, "A new multilevel inverter topology with reduce switch count," IEEE Access, vol. 7, pp. 58584-58594, 2019.
[28] C. I. Odeh, E. S. Obe, and O. Ojo, "Topology for cascaded multilevel inverter," IET Power Electron., vol. 9, no. 5, pp. 921-929, 2016.
[29] K. K. Gupta and S. Jain, "A novel multilevel inverter based on switched DC sources," IEEE Trans. Ind. Electron., vol. 61, no. 7, pp. 3269-3278, Jul. 2014.
[30] M. Rawa, M. D. Siddique, S. Mekhilef, N. M. Shah, H. Bassi, M. Seyedmahmoudian, B. Horan, and A. Stojcevski, "Design and implementation of a hybrid single T-type double H -bridge multilevel inverter (STDH-MLI) topology," Energies, vol. 12, no. 9, p. 1810, May 2019.
[31] M. A. Memon, S. Mekhilef, and M. Mubin, "Selective harmonic elimination in multilevel inverter using hybrid APSO algorithm," IET Power Electron., vol. 11, no. 10, pp. 1673-1680, Aug. 2018.
[32] M. M. Prats, R. Portillo, J. M. Carrasco, and L. G. Franquelo, "New fast space-vector modulation for multilevel converters based on geometrical considerations," in Proc. IEEE 28th Annu. Conf. Ind. Electron. Soc. (IECON), Nov. 2002, pp. 3134-3139.
[33] P. M. Meshram and V. B. Borghate, "A simplified nearest level control (NLC) voltage balancing method for modular multilevel converter (MMC)," IEEE Trans. Power Electron., vol. 30, no. 1, pp. 450-462, Jan. 2015.
[34] G. Konstantinou, J. Pou, S. Ceballos, R. Darus, and V. Agelidis, "Switching frequency analysis of staircase-modulated modular multilevel converters and equivalent PWM techniques," IEEE Trans. Power Del., vol. 31, no. 1, pp. 28-36, Feb. 2016.


MARIF DAULA SIDDIQUE (S'18) was born in Chhapra, India, in 1992. He received the B.Tech. and M.Tech. degrees in electrical engineering from Aligarh Muslim University (AMU), in 2014 and 2016, respectively. He is currently pursuing the Ph.D. degree with the Power Electronics and Renewable Energy Research Laboratory (PEARL), Department of Electrical Engineering, University of Malaya, Kuala Lumpur, Malaysia. He is currently a Visiting Researcher with the Department of Electrical Engineering, Qatar University, Doha, Qatar. His research interests include step-up power electronics converters (dc/ac and $\mathrm{dc} / \mathrm{dc}$ ), and multilevel inverter topologies and their control.


SAAD MEKHILEF (M'01-SM'12) received the B.Eng. degree in electrical engineering from the University of Setif, Setif, Algeria, in 1995, and the master's degree in engineering science and the $\mathrm{Ph} . \mathrm{D}$. degree in electrical engineering from the University of Malaya, Kuala Lumpur, Malaysia, in 1998 and 2003, respectively. He is currently a Professor and the Director of the Power Electronics and Renewable Energy Research Laboratory, Department of Electrical Engineering, University of Malaya, where he is currently the Dean of the Faculty of Engineering. He is also a Distinguished Adjunct Professor with the Center of Research Excellence in Renewable Energy and Power Systems, King Abdulaziz University. He has authored or coauthored over 400 publications in international journals and conference proceedings. His current research interests include power converter topologies, control of power converters, renewable energy, and energy efficiency.


NORAISYAH MOHAMED SHAH (M'19) received the B.Eng. degree from the University of Malaya, in 1999, the M.Eng. degree from Oita University, Japan, in 2003, and the Ph.D. degree from George Mason University, Fairfax, VA, USA, in 2014. She is currently a Senior Lecturer with the Department of Electrical Engineering, University of Malaya. Her current research interests include signal processing and renewable energy.


ADIL SARWAR received the bachelor's and master's degrees in technology from Aligarh Muslim University, in 2006 and 2008, respectively, and the Ph.D. degree from Aligarh Muslim University, in 2012. He is currently an Assistant Professor with the Department of Electrical Engineering, Aligarh Muslim University, India. He has authored or coauthored several research papers published in reputed international SCI-indexed journals. He has coauthored a chapter in Power Electronics Handbook, 4th Ed. edited by M. H. Rashid. His research interests include power electronic converters, solar photovoltaic systems, and metaheuristic algorithms.


ATIF IQBAL received the B.Sc. (Gold Medal) and the M.Sc. degrees in engineering (power system and drives) from the Aligarh Muslim University (AMU), Aligarh, India, in 1991 and 1996, respectively, and the Ph.D. degree from Liverpool John Moores University, Liverpool, U.K., in 2006. He was an Associate Professor in electrical engineering with Qatar University, and a former Full Professor of electrical engineering with AMU. He has been employed as a Lecturer with the Department of Electrical Engineering, AMU, since 1991, where he has served as a Full Professor, until 2016. He is a recipient of the Maulana Tufail Ahmad Gold Medal for standing first at the B.Sc. Engg. Exams from AMU, in 1991. He has published widely in international journals and conferences on his research findings related to power electronics and renewable energy sources. He has authored or coauthored more than 300 research papers and one book and three chapters in two other books. He has supervised several large R\&D projects. His principal areas of research interests are modeling and simulation of power electronic converters, control of multiphase motor drives and renewable energy sources, solar photovoltaic system, and metaheuristic algorithms. He is a Fellow of the IET (U.K.), and a Fellow of IE (India). He is an Associate Editor of the IEEE Transactions on Industry Application, and the Editor-in-Chief of the I'manager Journal of Electrical Engineering. He is a recipient of the Outstanding Faculty Merit Award AY 2014-2015 and the Research Excellence Award at Qatar University, Doha, Qatar. He has received Best Research Paper Awards at the IEEE ICIT-2013, IET-SEISCON-2013, and SIGMA 2018.


MOHAMMAD TAYYAB received the B.E. degree in electrical engineering and the M.Tech. degree in power system and drives from Aligarh Muslim University, Aligarh, India, in 2011 and 2013, respectively, where he is currently a Research Scholar with the Electrical Engineering Department. His area of research includes power electronic converters for renewable energy integration. He was awarded the Junior Research Fellowship by the Council of Scientific and Industrial Research, New Delhi, India, in 2017.


MOHSIN KARIM ANSARI was born in Bhadohi, Uttar Pradesh, India, in 1993. He received the B.E. and M.Tech. degrees in electrical engineering from Aligarh Muslim University, Aligarh, India, in 2016 and 2018, respectively. His research interests include renewable energy, control of power electronic converters, and multilevel converters.


[^0]:    The associate editor coordinating the review of this manuscript and approving it for publication was Ho Ching Iu.

