

Managing On-Chip Inductive Effects

Yehia Massoud, *Member, IEEE*, Steve Majors, *Member, IEEE*, Jamil Kawa, *Member, IEEE*, Tareq Bustami, Don MacMillen, *Member, IEEE*, and Jacob White, *Member, IEEE*

Abstract—With process technology and functional integration advancing steadily, chips are continuing to grow in area while critical dimensions are shrinking. This has led to the emergence of on-chip inductance to be a factor whose effect on performance and on signal integrity has to be managed by chip designers and has to be sometimes traded off against other performance parameters. In this paper, we cover several techniques to reduce on-chip inductance which in turn improve timing predictability and reduce signal delay and crosstalk noise. We present experimental results obtained from simulations of a typical high performance bus structure and a clock tree structure to examine the effectiveness of some of the different inductance reduction techniques.

Index Terms—Crosstalk noise, delay, differential signaling, inductance, inductive effects, interdigitated technique.

I. INTRODUCTION

IN DEEP submicron (DSM) technologies, critical feature size continues to shrink and now over 100 million transistors can be packed into a single die. The availability of many layers of low-resistance metal (Cu) interconnects makes routing of such complex chips possible, but demand for higher system performance reduces timing slacks and puts added constraints on timing accuracy and predictability. This makes the optimization of interconnect extremely difficult. Typically, performance is achieved by routing global interconnects using upper thick metal layers and wide metal lines to reduce resistance. To keep resistance low, top metal layer thickness have not scaled with newer technologies, which has led to an increase in coupling capacitance, and therefore, has created crosstalk problems [1]–[7].

Until recently, most extraction and delay analysis tools have been limited to RC networks leaving an inherent unpredictability in the design process where inductive effects are suspected [6]–[9]. But, with the recognized significance of including inductive effects and their impact on performance and signal integrity, several techniques have been proposed to deal with these effects. The most common of these techniques are: shielding [10] where signal lines are interdigitated with Vdd or ground alternatively in order to provide isolation of signal lines from their neighboring signals, and buffer insertion [11] where

buffers are inserted in long lines to reduce crosstalk noise and delay. There are other techniques that were originally used to reduce capacitive effects such as, widening metal lines [12], optimizing wire separation [13], [14], and net ordering [15], [16] where nets are ordered to reduce crosstalk noise. Shielding can be simultaneously combined with ordering nets to minimized crosstalk capacitive and inductive noise [17]. Another technique makes use of the long used twisted pair principle and adapts it to on-chip signal routing in a twisted bundle format [18]. Dedicated ground planes is another common method to reduce inductive effects where the layers above and below the signal lines are dedicated to Vdd or ground [19]–[21].

In this paper we use three-dimensional electromagnetic field solvers to analyze on-chip inductive effects and explore different methods to minimize these effects. In Section II, we evaluate the noise characteristics of crosstalk avoidance strategies including: shielding, widening metal lines, increasing wire separation, buffer insertion, and differential signaling. RC models of the interconnect are analyzed first then inductive effects are included to show that in 0.18 micron technology, and beyond, inductance has a first order effect on crosstalk noise. Assuming the same set of timing constraints applies for all strategies, we compare the effectiveness of the different crosstalk avoidance strategies.

In Section III, we discuss the minimization of on-chip self inductance. We start by examining the inductance of a signal line sandwiched between ground return lines. We show that for integrated circuit interconnect operating at below twenty-five gigahertz, it is the low frequency inductance that predicts performance. We then compare the performance of the sandwiched structure, using two dedicated ground planes and interdigitating thinned signal lines with thinned ground lines.

II. MINIMIZING COUPLING INDUCTANCE

In this section, we discuss different strategies to reduce coupling inductance and inductive crosstalk. We used a high performance 8-bit data bus to examine and compare between the different strategies. For our simulation and analysis, we used a major foundry's 0.18 μm process. The metal lines were implemented in metal 6 with all lines having a metal width of 3 μm and a metal to metal spacing of 1.5 μm consistent with typical high level metal implementations of high performance global busses. The only exception to that are the test cases where the metal width or the metal spacing was intentionally varied as part of the experiment. In all experiments, we sandwiched the data bus between a Vdd line and a ground line each 15 μm wide to provide a return path for the current flowing in the buses.

In all test cases, we used simple buffers for drivers and receivers implementation in the standard cases, and a differential

Manuscript received December 30, 2001; revised April 19, 2002. This work was supported by the Advanced Technology Group at Synopsys, the Somerset design center of Motorola, the DARPA packaging program, and the semiconductor research corporation.

Y. Massoud, J. Kawa, and D. MacMillen are with Synopsys, Inc., Mountain View, CA 94043 USA (e-mail: yehia@synopsys.com, ymassoud@alum.mit.edu).

S. Majors is with Mindspeed Technologies, Newport Beach, CA 92677 USA.

T. Bustami is with Motorola, Inc., Austin, TX 78750 USA.

J. White is with the Electrical Engineering Department, Massachusetts Institute of Technology, Cambridge, MA 02139 USA.

Digital Object Identifier 10.1109/TVLSI.2002.807763




Fig. 1. An 8-bit global bus 3000 μm long. Metal line width $W = 3 \mu\text{m}$, metal line to metal line spacing $S = 1.5 \mu\text{m}$. The bus is sandwiched between a VDD line and a VSS line each 15 μm wide. The driver and receiver of each line is a standard CMOS buffer.

driver-receiver pair for the implementation of differential examples. In order to be consistent in our comparison between the various cases considered, we maintained the same timing constraint of a propagation delay of 0.35 ns from input to output. We always used the weakest drivers sufficient for meeting that timing constraint in all the test cases to make sure that the drivers are not themselves a source of noise. Also, we maintained an input capacitance of approximately 10 ff. All receivers were loaded with a moderate load of 100 ff which is equivalent to ten standard loads. Finally, a supply voltage of 1.8 V was used in all the experiments. We used a distributed RLC model to model the interconnects where FastCap [22] was used to model the interconnect capacitance and FastHenry [23] was used to model both the resistance and the inductance of the interconnects. Both FastHenry and FastCap employ multipole-accelerated Method-of-Moments techniques [24], [25].

In order to test for the worst case noise generated on the 3000 μm long 8-bit standard single ended bus (shown in Fig. 1), we applied a 50 psec rise time step to all the inputs except the one in the middle. In Fig. 3, simulation results using Hspice [26] shows a large voltage glitch of 1.17 V. Such a glitch could cause erroneous switching and logic failures. In order to solve this crosstalk noise problem, we tested several of the most popular crosstalk noise reduction techniques against this example.

A. Shielding Technique

In the shielding technique, signal lines are interdigitated with Vdd or ground alternatively [10], as shown in Fig. 2. The idea of the technique is to isolate signal lines from their neighbors. Fig. 3 shows that even when we use the shielding technique, a voltage glitch of 0.54 V will still appear. Fig. 4 shows that when the inductance is not modeled, the shielding technique appears to solve the crosstalk problem perfectly as only a 0.03 V voltage glitch is generated. This is because the shielding technique is capable of screening signal lines and thus eliminating capacitive coupling. However, due to the long range of current return paths, shielding is capable of screening only part of these signals current return paths, and thus shielding might eliminate only part of the inductive coupling.

B. Widening Metal Lines

Widening signal metal width is one of the techniques used to reduce capacitive crosstalk noise, by increasing the signal capacitance to the ground [12]. Fig. 5 shows that the generated




Fig. 2. An 8-bit global bus 3000 μm long. Metal line width $W = 3 \mu\text{m}$, metal line to metal line spacing $S = 1.5 \mu\text{m}$. A shield line of alternating VSS/VDD connectivity is inserted between alternating signal lines.




Fig. 3. Solid graph represents the noise signal in the shielded example measures at OPI in Fig. 2 (peak noise = 0.54 V). Dotted graph represents the noise signal in the standard single ended example measured at OPI in Fig. 1 (peak noise = 1.17 V). Note that the inductance of the interconnect is modeled.




Fig. 4. Solid graph represents the noise signal in the shielded example measures at OPI in Fig. 2 (peak noise = 0.03 V) when the inductance of the interconnect is **not** modeled. Dotted graph represents the noise signal in the standard single ended example measured at OPI in Fig. 1 (peak noise = 0.59 V) when the inductance of the interconnect is **not** modeled.




Fig. 5. Noise signal measured at OPI in Fig. 1 for a bigger width $W = 7.5 \mu\text{m}$ and $S = 1.5 \mu\text{m}$. Solid graph represents noise when inductance is NOT modeled (peak noise = 0.47 V). Dotted graph represents noise when inductance is modeled (peak noise = 0.94 V).




Fig. 6. Noise signal measured at OPI in Fig. 1 for a bigger spacing $W = 3.0 \mu\text{m}$ and $S = 5.5 \mu\text{m}$. Solid graph represents noise when inductance is NOT modeled (peak noise = 0.21 V). Dotted graph represents noise when inductance is modeled (peak noise = 0.82 V).

noise was reduced by not more than 20% after the wire width was increased from 3μ to $7.5 \mu\text{m}$. In this example we have widened the interconnects and kept the separation distance, S , at $1.5 \mu\text{m}$ so that the total area taken by the data bus is the same as the one used in the shielding technique. Other than this modest noise improvement, this technique tends to increase the delay as the capacitance increases.

C. Increasing Metal to Metal Separation

Increasing the separation distance between signal lines is a technique that reduces crosstalk noise by pushing signal lines further apart from each other [13], [14]. In order to test this method, we simulated the configuration shown in Fig. 1 where we kept the signal width at $3 \mu\text{m}$ and increased the separation distance, S , such that the total area consumed by the structure will be the same as the one consumed by shielding. Fig. 6 shows that the generated noise was reduced to 0.82 V. This is not as good as the shielding technique. Note that when neglecting the inductance, this technique reduced the crosstalk noise to 0.21 V which shows that this technique can be successful if no inductive coupling is involved. This is due to the fact that coupling inductance decays logarithmically with distance with separation distance unlike the much quicker linear decay of the coupling capacitance.

D. Buffer Insertion Technique

Buffers are often inserted in long interconnect routes to reduce crosstalk noise [11]. Buffer insertion typically reduces crosstalk noise but sometimes degrades the performance due to the additional delays of the inserted buffers. In order to test the buffer insertion method with the standard single-ended bus configuration in Fig. 1, we divided each interconnect line in the bus into two 1500μ segments with a buffer inserted in between the two segments. The generated crosstalk noise was only 0.27 V which is half of that of shielding. However, the delay has increased to 0.52 ns which is almost 50% more than the targeted timing budget. In high performance designs, timing is often be the leading factor in the design. In such case, in order to keep the timing budget at 0.35 ns, we gradually increased the strengthes of the drivers and buffers till we reached the weakest buffers and drivers to meet the delay target of 0.35 ns. Fig. 7 shows that the generated crosstalk noise was reduced to 0.87 V which is now more than that of the shielding technique. When inserting two buffers instead of one buffer in each interconnect




Fig. 7. Noise signal measured at OPI in Fig. 1 with each interconnect line in the bus is divided into two $1500 \mu\text{m}$ segments with a buffer inserted in between the two segments. Solid graph represents noise when inductance is NOT modeled (peak noise = 0.43 V). Dotted graph represents noise when inductance is modeled (peak noise = 0.87 V).




Fig. 8. Limited swing differential transmitter.

line of the bus in Fig. 1, the delay has deteriorated significantly and the delay constraint could not be met.

E. Differential Signaling

There has been increased interest in low swing signaling [27], but inductive effects have not been included in previous studies. Here, we will discuss the use of limited swing differential signaling and show how it can significantly reduce crosstalk noise.

The differential driver used is shown in Fig. 8. The driver consists of a very low input capacitance inverter and a transmission gate which generate balanced delay signals that drive two matched buffers which generate differential signal. The buffers are simple inverters with active current feedback in the form of an always on transmission gate. The buffer with the feedback is essentially a simple op-amp with a virtual grounded input and a low voltage gain. The active feedback provides maximum flexibility in controlling the delay, swing, and centering of the differential signal with respect to Vdd and ground. Also the very low input capacitance of the predriver makes this driver very useful in tight timing budgets and shallow pipeline architectures. Similar drivers have been used for very high frequency RF applications [28]. The driver we implemented had a swing of 300 mV with a low level of 0.7 V and a high level of 1.0 V. The input capacitance of the driver was 10 ff. The receiver, shown in Fig. 9, was a standard static differential receiver with a low impedance current source for stability against injected noise. The receiver is loaded 100 ff capacitor.

We next investigated the use of differential signaling for the whole bus, as shown in Fig. 10, and we observed the outputs




Fig. 9. Differential receiver.




Fig. 10. A 3000 μm long global bus with 8-bits differential. The driver of the differential signals is a limited swing differential driver and the receiver is a differential receiver. Metal line width $W = 3 \mu\text{m}$, metal line to metal line spacing $S = 1.5 \mu\text{m}$. The 16 line bus is sandwiched between a VDD line and a VSS line each 15 μm wide.




Fig. 11. The signal on points OP1 and OP2 of the differential receiver in Fig. 10.

OP1 and OP2 of the "quiet" differential signal and signal-bar in the middle of the bus at the end of the 3000 μm differential line. Fig. 11 shows that the two points OP1 and OP2 are almost always in phase. This makes the difference OP1-OP2 very small. This difference is the effective noise seen by the differential receiver. Fig. 12 shows that by using this differential bus the effective noise seen at the input of the differential receiver is only 53 mV peak, thus, reducing the crosstalk noise by more than one order of magnitude as compared with the previously discussed crosstalk noise reduction techniques. We devised two experiments to determine whether the noise improvement is due to differential signaling noise immunity or due to differential signaling lower radiation.




Fig. 12. The difference between the signals on points OP1 and OP2 of the differential in Fig. 10. This represents the input noise signal to the differential receiver (maximum crosstalk noise is only 53 mV).




Fig. 13. A 8-bit global bus with 7-bits differential (14 signal lines) 3000 μm long. $W = 3 \mu\text{m}$, $S = 1.5 \mu\text{m}$. The nondifferential (standard) bit signal is placed in the middle of the differential signals.




Fig. 14. The noise signal on point OP1 in Fig. 13. (peak noise is only = 38 mV).

1) *Low Noise Generation:* Fig. 13 shows a setup where the bus is driven differentially, except for the "quiet" line in the center which is single ended. We observed the output (OP1) of the quiet line with the remaining 7 differential pairs switching. Fig. 14 shows the quiet line to have a crosstalk noise peak of 38 mV, which asserts that differential signaling does not radiate significant electromagnetic interference. This is mainly because a differential transmitter generates a voltage swing of less than 300 mV, compared to 1.8 V for a standard driver. Therefore, for the same latency, differential drivers tend to be much smaller than standard drivers, which results in a significantly lower di/dt , and therefore lower inductive noise.

2) *Noise Immunity:* In the second experiment, shown in Fig. 15, all the switching signals were on single-ended standard nonshielded lines with the "quiet line" driven differentially. Although the single ended lines caused a high level of coupling on each of the differential lines, OP1 and OP2, as shown in Fig. 16, the two differential lines moved together, with a differential signal of less than 83 mV. The small differential




Fig. 15. An 8-bit, 3000 μm long, global bus of seven standard signals and a differential signal located in the center of the bus. $W = 3 \mu\text{m}$, $S = 1.5 \mu\text{m}$. The bus is sandwiched between a VDD line and a VSS line. The driver of the differential signal is a limited swing differential driver and the receiver is a differential receiver. The drivers and receivers of all the standard bits are standard CMOS buffers.




Fig. 16. The input signals to the differential receiver, OP1 and OP2 in Fig. 15.




Fig. 17. Dotted graph represents the difference between the signals on points OP1 and OP2 of the differential receiver in Fig. 15. This represents the input noise signal to the differential receiver (peak input noise is 83 mV). The solid graph represents the output of the differential receiver, OP3, in Fig. 15. (peak output noise is only 4 mV).

signal generated an insignificant 4 mV on the differential receiver output, OP3, as shown in Fig. 17.

In order to compare the noise immunity of differential signalling with that corresponding to shielding, we replaced the differential bus in the middle of the single ended bus in Fig. 15 with a standard single ended line with a shield, as shown in Fig. 18. Fig. 19 shows a voltage crosstalk glitch on the input of the standard single ended receiver, OP1, of 1.12 V, which reflected a final output noise of 360 mV on OP2 in Fig. 18. This experiment proves that differential signaling is much more immune to injected noise as the noise glitches on both the input and the output of the differential receiver were more than an order of magnitude smaller than the respective glitches on the shielded single ended receiver. This makes differential signaling a very




Fig. 18. An 8-bit global bus 3000 μm long. $W = 3 \mu\text{m}$, $S = 1.5 \mu\text{m}$. A grounded shield wire of width $W = 3 \mu\text{m}$ is inserted in the middle of the bus. The bus is sandwiched between a VDD line and a VSS line. The driver and receiver of each line is a standard CMOS buffer.




Fig. 19. Input and output noise signal to the middle standard receiver buffer in Fig. 18. Peak noise on buffer input OP1 = 1.12 V. Peak noise on buffer output OP2 = 360 mV.

efficient solution for critical nets, as it provides very good noise immunity along with speed.

III. MINIMIZING INTERCONNECT SELF INDUCTANCE

In this section, we discuss different strategies to reduce self inductance, and therefore, reduce signal delay. To compare between the different strategies, we used a case study of a high performance clock tree where it was necessary to minimize self inductance. Balancing delays is critical in clock tree design, as this minimizes clock skew. And since magnetic effects have a much larger range than electrostatic effects, an interconnect line with large inductance will be sensitive to distant variations in interconnect topology. This long range sensitivity makes it difficult to balance delays in clock trees, hence the importance of minimizing self inductance.

We examined a typical clock tree structure to explore methods for minimizing the self inductance. A cross-sectional view of that clock tree is shown in Fig. 20 where the clock signal line is sandwiched between ground return lines.

Typically, consecutive metal layers are orthogonal to each other, so there is no inductive coupling between lines in consecutive layers. Thus, the problem of minimizing the inductance of the structure in Fig. 21 is reduced to minimizing the inductance of the structure in Fig. 22.

In order to estimate the resistance and inductance of the clock, we used the 3-D field solver FastHenry [23]. FastHenry uses a standard filament discretization of an integral formulation of magnetoquasistatic coupling [29], [30]. The 3-D capacitance solver FastCap [22] was used to estimate the capacitance of the structure. In the capacitance model,




Fig. 20. Schematic of a typical H clock tree.




Fig. 21. Cross section in a coplanar clock tree.




Fig. 22. Coplanar interconnect clock example.

conductors in upper and lower metal layers were represented, as they influence the capacitance of the clock structure. Note that without including the surrounding conductors in the upper and lower metal layers, changes in capacitance between the conductors would be grossly over-estimated. We tested several of the most popular self inductance reduction techniques using this example.

A. Optimizing the Metal to Metal Spacing

In order to find the metal to metal spacing which minimizes self inductance, we fixed the width of the clock signal line, $W1$, and the width of the ground return lines, $W2$, to 1μ . Not surprisingly, we found that the self inductance increases as the separation distance between the clock signal line and the ground lines,




Fig. 23. Variation of the self inductance with the separation distance between the signal and the ground lines.




Fig. 24. Three-dimensional self-inductance frequency dependence for the clock structure in Fig. 22.

S , increases, as shown in Fig. 23. Thus, in order to minimize the inductance, the separation distance between the clock signal line and the ground return lines, S , should be as small as possible.

It is often presumed that near gigahertz clock rates imply that on-chip inductive effects can be analyzed by determining high frequency limit current distributions. In order to verify this assumption and get the specific frequency at which the conductors behave as perfect conductors, we did a frequency sweep on the inductance of the clock structure using FastHenry. In Fig. 24, we show the frequency dependence of the self inductance of the structure shown in Fig. 22, where $W1 = W2 = S = 1 \mu$. Fig. 24 also shows that for frequencies less than 25 GHz, it is the low-frequency current distribution that determines inductive effects. The corner frequency for self-inductance is determined by the skin effect. Fig. 25 shows the frequency dependence of the resistance for the same structure. It shows that structure resistance has the dc resistance value for frequencies below the corner frequency and as frequency increases beyond the corner frequency, the resistance increases due to the skin effect.




Fig. 25. Resistance frequency dependence for the clock structure in Fig. 22. $W1 = W2 = S = 1 \mu\text{m}$.




Fig. 26. Variation of self inductance with $W1$ for the clock structure in Fig. 22. $W2 = 3 \mu\text{m}$, $S = 1 \mu\text{m}$.

B. Optimizing Metal Line Width

In order to determine the clock line width that minimizes self inductance, we reexamined the structure in Fig. 22. The self-inductance versus line width is given in Fig. 26.

The inductance decreases as the width of the clock signal line, $W1$, increases, until $W1 = 12 \mu\text{m}$. After this minimum, the inductance increases as $W1$ increases. The resistance of the clock is always decreasing as $W1$ is increasing as shown in Fig. 27. This curve is not a linear function of $W1$ due to the constant resistance of the ground return lines, $W2$. The component of the total resistance from $W1$ continues to fall off linearly, but the total value saturates at the ground return value. Fig. 28 shows that the capacitance is increasing linearly with $W1$.

Consider the two following structures, the first has $W1 = 3 \mu\text{m}$, $W2 = 3 \mu\text{m}$, and $S = 1 \mu\text{m}$, and the second has $W1 = 12 \mu\text{m}$, $W2 = 3 \mu\text{m}$, and $S = 1 \mu\text{m}$. The second structure has been optimized for minimum inductance given fixed $W2 = 3 \mu\text{m}$, and its inductance is 10% less than the first structure. This 10% reduction in the inductance was achieved by using 2.3 times the original space, and 120% increase in the capacitance as shown in Fig. 28. Therefore, widening the clock lines has




Fig. 27. Variation of resistance with $W1$ for the clock structure in Fig. 22. $W2 = 3 \mu\text{m}$, $S = 1 \mu\text{m}$.




Fig. 28. Variation of Capacitance with $W1$ for the clock structure in Fig. 22. $W2 = 3 \mu\text{m}$, $S = 1 \mu\text{m}$.




Fig. 29. Using dedicated ground planes as return paths for the clock signal.

little impact on the inductance and increases the capacitance significantly.

C. Using Dedicated Ground Plane Techniques

We also investigated using dedicated ground planes as return paths for the clock signal, as shown in Fig. 29 [19]–[21].

Fig. 30 shows the low frequency self inductance as a function of the ground plane width, Wg . Fig. 30 also shows that, at around $Wg = 4 \mu\text{m}$, the inductance has a minimum value. After that minimum value, the low frequency self inductance increases monotonically as Wg increases. The current, at low




Fig. 30. Self-inductance for the dedicated ground plane structure shown in Fig. 29. $W_1 = H = S_g = 1 \mu\text{m}$.




Fig. 31. Self-inductance frequency response for the dedicated ground plane case shown in Fig. 29, $W_1 = H = S_g = 1 \mu\text{m}$, $W_g = 100 \mu\text{m}$, the guard traces case, as in Fig. 22, and both ground traces and ground plane case.

frequency, is uniformly distributed on the ground plane, therefore, big current loops are formed when W_g is large. This increases the inductance. Fig. 31 compares the self inductance frequency response of the dedicated ground planes case, with $W_1 = H = S_g = 1 \mu\text{m}$, $W_g = 100 \mu\text{m}$, and the two ground traces case, same as in Fig. 24. Fig. 31 also shows the frequency response when having both the ground traces and the ground planes as return paths. As shown in Fig. 31, using only guard traces technique has the smallest inductance unless the frequency of interest exceed several GHz. Above that frequency, dedicated ground planes have somewhat lower inductance, but since most of the energy in the signal is below several GHz, the use of dedicated ground planes is not very effective in reducing the self inductance.

D. Using Interdigitated Techniques

As space is always a limiting factor for chip designs, it would be best if the inductance can be significantly reduced with only




Fig. 32. Interdigitated clock structure, using 5 lines instead of 3 lines. Total structure width has been increased from 18μ to 20μ .

TABLE I

VARIATION OF THE RESISTANCE, INDUCTANCE AND CAPACITANCE OF THE CLOCK STRUCTURE WITH THE NUMBER OF INTERCONNECT LINES IN THE STRUCTURE, N , AND THE TOTAL WIDTH OF THE CLOCK STRUCTURE, W_t . ALL LINES ARE SEPARATED FROM ADJACENT LINES BY 1μ

N	W_1	W_2	W_t	$R[\frac{m\Omega}{\mu}]$	$L[\frac{nH}{cm}]$	$C[\frac{fF}{\mu}]$
3	10μ	3μ	18μ	$R_1=6.1$	$L_1=3.27$	$C_1=.51$
5	5μ	1μ	17μ	9.9	1.927	.645
5	5μ	2μ	20μ	6.1	1.869	.648
7	3μ	1μ	19μ	8.3	1.336	.735
9	2μ	1μ	21μ	7.5	1.027	.822
11	1μ	1μ	21μ	8.4	0.850	.848

a limited increase of the total space allocated for the clock structure. In order to achieve that, one might think of distributing the clock signal on many lines, and doing the same for the ground return lines, as shown in Fig. 32.

The $10 \mu\text{m}$ signal line has been divided into two $5 \mu\text{m}$ lines. Similarly, the two $3 \mu\text{m}$ ground returns have been exchanged by three $2 \mu\text{m}$ ground returns. This design resulted in no change in resistance, a 27% increase in capacitance, a 43% decrease in inductance, and only an 11% increase in area. The inductance is not reduced by 50%, as might be expected, due to the nonopposing mutual inductances.

We tried different interdigitated structures, keeping the total structure width increase to less than 20%. Table I shows that a significant reduction of the self inductance of the clock can be achieved increasing the number interconnect lines in the clock structure. Table II shows the relative change in the RLC performance, for all structures.

The resistance or the maximum space allowed for the clock, whichever is more critical in the design, determines the exact width for each line. As shown in Table I, about the same reduction percentage in the inductance, can be achieved with two different 5 line structures. However, the five line structure with the $17 \mu\text{m}$ wide clock structure has 62% more resistance than the $20 \mu\text{m}$ wide clock structure. Table II also shows that the inductance can be reduced as low as 3.9 times by having the clock structure composed of 11 lines, where ground and signal lines are alternatively placed.

TABLE II

RELATIVE VARIATION OF THE RESISTANCE, INDUCTANCE AND CAPACITANCE OF THE CLOCK STRUCTURE WITH THE NUMBER OF INTERCONNECT LINES IN THE STRUCTURE, N , AND THE TOTAL WIDTH OF THE CLOCK STRUCTURE, W_t . ALL LINES ARE SEPARATED FROM ADJACENT LINES BY $1\ \mu$

N	W1	W2	W_t	R/R1	L/L1	C/C1
3	$10\ \mu$	$3\ \mu$	$18\ \mu$	1.00	1.00	1.00
5	$5\ \mu$	$1\ \mu$	$17\ \mu$	1.62	0.59	1.26
5	$5\ \mu$	$2\ \mu$	$20\ \mu$	1.00	0.57	1.27
7	$3\ \mu$	$1\ \mu$	$19\ \mu$	1.36	0.41	1.43
9	$2\ \mu$	$1\ \mu$	$21\ \mu$	1.23	0.31	1.60
11	$1\ \mu$	$1\ \mu$	$21\ \mu$	1.38	0.26	1.66

This significant reduction in the inductance can be achieved with an insignificant increase in the total clock structure width, and clock resistance, and a modest increase in the capacitance. The interdigitating approach can be used to help constrain a design to the RC domain to maintain predictability at some performance cost, or it can be used as a basis for alternative design rules where inductance and capacitance must be traded off to optimize for specific performance targets.

IV. DISCUSSION

In this paper, we examined different techniques to reduce the on-chip self and coupling inductances of global interconnect lines. This directly improves timing predictability and enhances signal integrity. Simulation results from industrial test cases have been shown to compare between the different inductance reduction techniques.

ACKNOWLEDGMENT

The authors would like to thank S. Weitzel with IBM for the valuable discussions and suggestions.

REFERENCES

- [1] D. Priore, "Inductance on silicon for sub-micron CMOS VLSI," in *Proc. Symposium on VLSI Circuits*, 1993.
- [2] K. Shepard and V. Narayanan, "Noise in deep submicron digital design," in *Proc. International Conference on Computer Aided Design*, Nov. 1996.
- [3] H. Smith, A. Deutsch, S. Mehrotra, D. Widiger, M. Bowen, A. Dansky, G. Kopcsay, and B. Krauter, "R(f)L(f)C coupled noise evaluation of an S/390 microprocessor chip," *Proc. IEEE Custom Integrated Circuits Conference*, July 2001.
- [4] A. Deutsch, H. Smith, G. Kopcsay, C. Surovic, B. Krauter, and P. Coteus, "Multi-line crosstalk and common-mode noise analysis," *Proc. IEEE Custom Integrated Circuits Conference*, pp. 317–319, July 2000.
- [5] A. Deutsch, P. Coteus, G. Kopcsay, H. Smith, C. Surovic, B. Krauter, D. Edelstein, and P. Restle, "On-chip wiring challenges for gigahertz operation," *Proc. IEEE*, vol. 89, pp. 529–555, Apr. 2001.
- [6] Y. Massoud and J. White, "Simulation and modeling of the effect of substrate conductivity on coupling inductance and circuit cross-talk," *IEEE Trans. VLSI Syst.*, to be published.
- [7] K. Gala, D. Blaauw, J. Wang, V. Zolotov, and M. Zhao, "Inductance 101: Analysis and design issues," in *Proc. Design Automation Conference*, June 2001.

- [8] Y. Ismail and E. Friedman, "Effects of inductance on the propagation delay and repeater insertion in VLSI circuits," *IEEE Trans. VLSI Syst.*, vol. 8, pp. 195–206, Apr. 2000.
- [9] B. Krauter, S. Mehrotra, and V. Chandramouli, "Including inductive effects in interconnect timing analysis," *Proc. IEEE Conference on Electrical Performance of Electronic Packaging*, pp. 445–451, May 1999.
- [10] A. Deutsch, G. Kopcsay, P. Restle, H. Smith, G. Katopis, W. Becker, P. Coteus, C. Surovic, B. Rubin, R. Dunne, T. Gallo, K. Jenkins, L. Terman, R. Dennard, G. Sai-Halasz, B. Krauter, and D. Knebel, "When are transmission-line effects important for on-chip interconnections?," *IEEE Trans. Microwave Theory Tech.*, vol. 45, pp. 1836–1846, Oct. 1997.
- [11] L. Pileggi, "Coping with RC(L) interconnect design headaches," in *Proc. International Conference on Computer Aided Design*, Nov. 1995.
- [12] S. Khatri, A. Mehrotra, R. Brayton, A. Sangiovanni-Vincentelli, and R. Otten, "A novel VLSI layout fabric for deep sub micron applications," in *Proc. Design Automation Conference*, June 1999.
- [13] C. Alpert, A. Devgan, and S. Quay, "Buffer insertion for noise and delay optimization," in *Proc. Design Automation Conference*, June 1998.
- [14] T. Xue, E. Kuh, and Y. Qingjian, "A sensitivity-based wiresizing approach to interconnect optimization of lossy transmission line topologies," *Proc. IEEE Multi-Chip Module Conference*, pp. 117–122, 1996.
- [15] K. Chaudhary, A. Onozawa, and E. Kuh, "A spacing algorithm for performance enhancement and cross-talk reduction," in *Proc. International Conference on Computer Aided Design*, Nov. 1993.
- [16] J. Cong, L. He, C.-K. Koh, and Z. Pan, "Interconnect sizing and spacing with consideration of coupling capacitance," *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems*, vol. 20, pp. 1164–1169, Sept. 2001.
- [17] T. Xue, E. Kuh, and D. Wang, "Post global routing crosstalk synthesis," *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems*, vol. 16, pp. 1418–1430, Dec. 1997.
- [18] T. Gao and C. Liu, "Minimum crosstalk channel routing," *IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems*, vol. 15, pp. 465–474, May 1996.
- [19] K. Lepak, I. Luwandi, and L. He, "Simultaneous shield insertion and net ordering under explicit RLC noise constraint," in *Proc. Design Automation Conference*, 2001, pp. 199–202.
- [20] G. Zhong, C. Koh, and K. Roy, "A twisted-bundle layout structure for minimizing inductive coupling noise," in *Proc. International Conference on Computer Aided Design*, Nov. 2000.
- [21] B. Gieseke, R. Allmon, D. Bailey, B. Benschneider, S. Britton, J. Clouser, H. Fair, J. Farrell, M. Gowan, C. Houghton, J. Keller, T. Lee, D. Leibholz, S. Lowell, M. Matson, R. Matthew, V. Peng, M. Quinn, D. Priore, M. Smith, and K. Wilcox, "A 600 MHz superscalar RISC microprocessor with out-of-order execution," *Proc. IEEE International Solid-State Circuits Conference*, Feb. 1997.
- [22] D. Bailey and B. Benschneider, "Clocking design and analysis for a 600-mhz alpha microprocessor," *IEEE J. Solid-State Circuits*, vol. 33, pp. 1627–1633, November 1998.
- [23] L. Vakanas, S. Hasan, A. Cangellaris, and J. Prince, "Effects of floating planes in three-dimensional packaging structures on simultaneous switching noise," *IEEE Trans. Compon., Packag., Manufact. Technol., Part B: Adv. Packag.*, vol. 21, pp. 434–440, November 1998.
- [24] K. Nabors and J. White, "Fast capacitance extraction of general three-dimensional structures," *IEEE Trans. Microwave Theory Tech.*, vol. 40, June 1992.
- [25] M. Kamon, M. Tsuk, and J. White, "Fasthenry: A multipole-accelerated 3-D inductance extraction program," *IEEE Trans. Microwave Theory Tech.*, vol. 42, pp. 1750–1758, Sept. 1994.
- [26] R. Harrington, *Field Computations by Moment Methods*. New York: MacMillan, 1968.
- [27] L. Greengard, *The Rapid Evaluation of Potential Fields in Particle Systems*. Cambridge, MA: M.I.T. Press, 1988.
- [28] *Hspice*: Avanti Corporation, 2000.
- [29] H. Zhang, V. George, and J. Rabaey, "Low-swing on-chip signaling techniques: Effectiveness and robustness," *IEEE Trans. VLSI Syst.*, vol. 8, pp. 264–272, June 2000.
- [30] H. Shin and D. Hodges, "A 250-Mbits CMOS crosspoint switch," *IEEE J. Solid State Circuits*, vol. 24, Apr. 1989.
- [31] P. Brennan, N. Raver, and A. E. Ruehli, "Three dimensional inductance computations with partial element equivalent circuits," *IBM J. Res. Dev.*, pp. 661–668, Nov. 1979.
- [32] A. E. Ruehli, "Inductance calculations in a complex integrated circuit environment," *IBM J. Res. Dev.*, pp. 470–481, Sept. 1972.



Yehia Massoud (S'95–M'99) received the B.Sc. and M.Sc. degrees (with honors) from Cairo University, Egypt. He received the Ph.D. degree in electrical engineering and computer science from the Massachusetts Institute of Technology (MIT), Cambridge, in 1999.

Since then, he has been a Member of the Technical Staff at the Advanced Technology Group of Synopsys, Inc., Mountain View, CA, has authored or coauthored more than 20 research publications in archival journals and refereed international conferences, and has presented several invited talks and tutorials. He has worked on various electronic design automation areas such as inductance and capacitance extraction, timing analysis, place and route techniques, model order reduction techniques, and crosstalk noise evaluation and reduction. His research interests also include numerical modeling and design of microwave amplifiers, RF circuits, and MEMS devices.



Steve Majors (M'02) received the B.S. degree from the Florida Institute of Technology, Melbourne.

From 1986 to 1996, he worked at Harris Semiconductor (now Intersil), Melbourne, FL, developing analog, RF, and mixed-signal physical design and modeling techniques for high-performance analog components and wireless LAN chip sets. He worked at the Motorola Somerset Design Center, Austin, TX, from 1996 to 1997 studying physical design methodologies for high-speed multiprocessor devices including optimization of clock distribution networks. He joined Rockwell Semiconductor Systems, Austin, TX, in 1997, later Conexant Systems, now Mindspeed Technologies, where he has implemented high-speed multimillion gate digital devices for Set-Top Box, Multi-service Access Processor, and optical networking products. Currently, is Director of ASIC Design in the Core Technology group of Mindspeed Technologies, Newport Beach, CA.



Jamil Kawa (M'91) received the B.S. and M.S. degrees in electrical engineering from the University of Michigan at Ann Arbor in 1977 and 1978, respectively. He also received the M.B.A. degree in 1988 from the University of Santa Clara, CA.

He has worked as a circuit designer and as a circuit design manager at National Semiconductor, VLSI technology (Phillips), Actel, and Chips and Technologies (Intel). He is currently Director of R&D at the advanced technology group of Synopsys, Inc., Mountain View, CA. He is also serving on the device and modeling committee of CICC.



Tareq Bustami received the B.S. and M.S. degrees in electrical engineering from the University of Texas at Austin.

Since 1996, he has been at Motorola's Somerset Design Center, while he was involved in on high-speed interconnect modeling and methodology. Prior to that, he worked for Staktek, a start-up working on high-density memory modules. Currently, he is involved in business and market analysis for future PowerPC products.



Don MacMillen (M'83) received the B.S. degree from Canisius College, Buffalo, NY, in 1974, the M.S. degree from University of Rochester, NY, in 1976, and the Ph.D. degree in theoretical chemistry from University of Rochester in 1980.

From 1980 to 1990, he worked at the semiconductor companies Inmos Corporation, Sierra Semiconductor, and VLSI Technology. His work included photolithography process research and development, process simulation, development of device characterization software, device physics, logic modeling and RTL synthesis. In 1990, he joined Synopsys, Inc., Mountain View, CA, and held various individual contributor and management positions in the Design Tools Group. From 1997 to 1998, he was Vice President of Software Development and later Vice President of Engineering at LightSpeed Semiconductor. Since September 1998, he has been the Vice President of the Advanced Technology Group at Synopsys, leading a group investigating many aspects of Electronic Design Automation research and development activities. He has published technical papers in process development, device characterization, RTL and behavioral synthesis, and DSM signal integrity effects. His research interests include RTL synthesis, behavioral synthesis, and deep sub-micron design challenges.

Dr. MacMillen has served on the Technical Program Committee, High Level Synthesis for the International Conference on Computer Aided Design (ICCAD). He is a Member of the ACM.



Jacob White (S'80–M'83) received the B.S. degree in electrical engineering and computer science from the Massachusetts Institute of Technology (MIT), Cambridge, and the S.M. and Ph.D. degree in electrical engineering and computer science from the University of California, Berkeley.

From 1985 to 1987, he worked at the IBM T. J. Watson Research Center, Yorktown Heights, NY, and from 1987 to 1989, he was the Analog Devices Career Development Assistant Professor at the Massachusetts Institute of Technology. He is currently a Professor at MIT and his research interests are in serial and parallel numerical algorithms for problems in circuit, interconnect, device, and microelectromechanical system design.

Dr. White was a 1988 Presidential Young Investigator, and an Associate Editor of the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN from 1992 to 1996. In 1998, he was Technical Program Chair of the International Conference on Computer-Aided Design.