

## Metal oxide semiconductor thin-film transistors for flexible electronics

Article (Published Version)

Petti, Luisa, Münzenrieder, Niko, Vogt, Christian, Faber, Hendrik, Bütthe, Lars, Cantarella, Giuseppe, Bottacchi, Francesca, Anthopoulos, Thomas D. and Tröster, Gerhard (2016) Metal oxide semiconductor thin-film transistors for flexible electronics. *Applied Physics Reviews*, 3 (2). 021303. ISSN 1931-9401

This version is available from Sussex Research Online: <http://sro.sussex.ac.uk/id/eprint/61869/>

This document is made available in accordance with publisher policies and may differ from the published version or from the version of record. If you wish to cite this item you are advised to consult the publisher's version. Please see the URL above for details on accessing the published version.

### **Copyright and reuse:**

Sussex Research Online is a digital repository of the research output of the University.

Copyright and all moral rights to the version of the paper presented here belong to the individual author(s) and/or other copyright owners. To the extent reasonable and practicable, the material made available in SRO has been checked for eligibility before being made available.

Copies of full text items generally can be reproduced, displayed or performed and given to third parties in any format or medium for personal research or study, educational, or not-for-profit purposes without prior permission or charge, provided that the authors, title and full bibliographic details are credited, a hyperlink and/or URL is given for the original metadata page and the content is not changed in any way.

## **Metal oxide semiconductor thin-film transistors for flexible electronics**

Luisa Petti, Niko Münzenrieder, Christian Vogt, Hendrik Faber, Lars Büthe, Giuseppe Cantarella, Francesca Bottacchi, Thomas D. Anthopoulos, and Gerhard Tröster

Citation: [Applied Physics Reviews](#) **3**, 021303 (2016); doi: 10.1063/1.4953034

View online: <http://dx.doi.org/10.1063/1.4953034>

View Table of Contents: <http://scitation.aip.org/content/aip/journal/apr2/3/2?ver=pdfcov>

Published by the [AIP Publishing](#)

---

### **Articles you may be interested in**

[Selective wet-etch processing of optically transparent flexible InGaZnO thin-film transistors](#)

Appl. Phys. Lett. **107**, 193502 (2015); 10.1063/1.4934869

[Contact resistance and overlapping capacitance in flexible sub-micron long oxide thin-film transistors for above 100MHz operation](#)

Appl. Phys. Lett. **105**, 263504 (2014); 10.1063/1.4905015

[Effect of In-Ga-Zn-O active layer channel composition on process temperature for flexible oxide thin-film transistors](#)

J. Vac. Sci. Technol. B **30**, 041208 (2012); 10.1116/1.4731257

[Scaling down of amorphous indium gallium zinc oxide thin film transistors on the polyethersulfone substrate employing the protection layer of parylene-C for the large-scale integration](#)

Appl. Phys. Lett. **96**, 243504 (2010); 10.1063/1.3454775

[A model of electrical conduction across the grain boundaries in polycrystalline-silicon thin film transistors and metal oxide semiconductor field effect transistors](#)

J. Appl. Phys. **106**, 024504 (2009); 10.1063/1.3173179

---

A promotional banner for Applied Physics Reviews. On the left is a small image of the journal cover. The main part of the banner has a blue background with a glowing light effect. The text 'NEW Special Topic Sections' is prominently displayed in white. Below this, it says 'NOW ONLINE' in yellow, followed by 'Lithium Niobate Properties and Applications: Reviews of Emerging Trends' in white. The AIP Applied Physics Reviews logo is in the bottom right corner.

**NEW Special Topic Sections**

**NOW ONLINE**  
Lithium Niobate Properties and Applications:  
Reviews of Emerging Trends

**AIP** Applied Physics Reviews

# APPLIED PHYSICS REVIEWS

## Metal oxide semiconductor thin-film transistors for flexible electronics

Luisa Petti,<sup>1</sup> Niko Münzenrieder,<sup>1,2</sup> Christian Vogt,<sup>1</sup> Hendrik Faber,<sup>3</sup> Lars Büthe,<sup>1</sup> Giuseppe Cantarella,<sup>1</sup> Francesca Bottacchi,<sup>3</sup> Thomas D. Anthopoulos,<sup>3</sup> and Gerhard Tröster<sup>1</sup>

<sup>1</sup>Electronics Laboratory, Swiss Federal Institute of Technology, Zürich, Switzerland

<sup>2</sup>Sensor Technology Research Centre, University of Sussex, Falmer, United Kingdom

<sup>3</sup>Department of Physics and Centre for Plastic Electronics, Imperial College London, London, United Kingdom

(Received 7 April 2016; accepted 15 April 2016; published online 9 June 2016)

The field of flexible electronics has rapidly expanded over the last decades, pioneering novel applications, such as wearable and textile integrated devices, seamless and embedded patch-like systems, soft electronic skins, as well as imperceptible and transient implants. The possibility to revolutionize our daily life with such disruptive appliances has fueled the quest for electronic devices which yield good electrical and mechanical performance and are at the same time light-weight, transparent, conformable, stretchable, and even biodegradable. Flexible metal oxide semiconductor thin-film transistors (TFTs) can fulfill all these requirements and are therefore considered the most promising technology for tomorrow's electronics. This review reflects the establishment of flexible metal oxide semiconductor TFTs, from the development of single devices, large-area circuits, up to entirely integrated systems. First, an introduction on metal oxide semiconductor TFTs is given, where the history of the field is revisited, the TFT configurations and operating principles are presented, and the main issues and technological challenges faced in the area are analyzed. Then, the recent advances achieved for flexible n-type metal oxide semiconductor TFTs manufactured by physical vapor deposition methods and solution-processing techniques are summarized. In particular, the ability of flexible metal oxide semiconductor TFTs to combine low temperature fabrication, high carrier mobility, large frequency operation, extreme mechanical bendability, together with transparency, conformability, stretchability, and water dissolubility is shown. Afterward, a detailed analysis of the most promising metal oxide semiconducting materials developed to realize the state-of-the-art flexible p-type TFTs is given. Next, the recent progresses obtained for flexible metal oxide semiconductor-based electronic circuits, realized with both unipolar and complementary technology, are reported. In particular, the realization of large-area digital circuitry like flexible near field communication tags and analog integrated circuits such as bendable operational amplifiers is presented. The last topic of this review is devoted for emerging flexible electronic systems, from foldable displays, power transmission elements to integrated systems for large-area sensing and data storage and transmission. Finally, the conclusions are drawn and an outlook over the field with a prediction for the future is provided. *Published by AIP Publishing.*

[<http://dx.doi.org/10.1063/1.4953034>]

### TABLE OF CONTENTS

I. INTRODUCTION .....	2	IV. METAL OXIDE SEMICONDUCTOR-BASED	
A. Historical perspective .....	2	CIRCUITS .....	36
B. TFT configuration and operation .....	3	A. Circuit configuration and operation .....	36
C. Present issues and challenges .....	6	B. Flexible unipolar circuits .....	38
II. N-TYPE METAL OXIDE SEMICONDUCTOR		C. Flexible complementary circuits .....	41
TFTS .....	7	V. METAL OXIDE SEMICONDUCTOR-BASED	
A. N-type metal oxide semiconductors .....	7	SYSTEMS .....	43
B. Flexible n-type vacuum-processed TFTs ....	8	A. Optical display systems .....	43
C. Flexible n-type solution-processed TFTs ....	25	B. Sensoric systems .....	44
III. P-TYPE OXIDE SEMICONDUCTOR TFTS ....	32	C. Power transmission systems .....	45
A. P-type metal oxide semiconductors .....	32	D. Data transmission systems .....	46
B. Flexible p-type vacuum-processed TFTs ....	33	E. Data storage systems .....	46
C. Flexible p-type solution-processed TFTs ....	34	VI. CONCLUSIONS .....	46

## I. INTRODUCTION

Electronics today is facing a disruptive evolution, advancing from heavy, bulky, and rigid devices to light-weight, soft, and flexible appliances. Emerging new applications like smart labels<sup>1</sup> and intelligent packaging,<sup>2</sup> wearable<sup>1–4</sup> and textile integrated systems,<sup>5–7</sup> seamless and embedded patch-like electronics,<sup>8,9</sup> epidermal devices,<sup>10–16</sup> artificial skins for robots,<sup>17–19</sup> imperceptible<sup>20–22</sup> biomimetic<sup>23</sup> and transient<sup>24–26</sup> medical implants, as well as advanced surgical tools<sup>13,15,27,28</sup> promise to revolutionize our daily life. To enable all these applications, electronic devices have to become flexible, light-weight, transparent, conformable, stretchable, and even biocompatible and biodegradable. Flexible thin-film transistors (TFTs) are able to fulfill all these requirements and are thus becoming increasingly important to realize next-generation electronic device platforms. Among the state-of-the-art flexible TFT technologies, metal oxide semiconductors are especially suitable, owing to their high optical transparency,<sup>29</sup> good electrical performance [electron carrier mobility of  $\geq 10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  even if processed at room temperature (RT)],<sup>29</sup> as well as excellent mechanical properties (large bendability down to  $25 \mu\text{m}$  radii and good insensitivity to strain).<sup>23,30</sup> Table I provides a summary and a comparison of the most important device properties for the established flexible TFT technologies: amorphous silicon (a-Si),<sup>31,32</sup> organic semiconductors,<sup>14,33</sup> low temperature poly-crystalline silicon (LTPS),<sup>34,35</sup> and metal oxide semiconductors. As evident from Table I, metal oxide semiconducting technology presents several advantages typical of a-Si and organic materials, such as low cost, low process complexity and temperature, and large-area scalability, but at the same time yields a larger carrier mobility.<sup>36</sup> Compared with LTPS, metal oxide semiconductors present slightly lower carrier mobility, but also larger scalability, smaller manufacturing cost, as well as process complexity and temperature.<sup>36</sup> Furthermore, metal oxide semiconductor TFTs show a larger resistance to mechanical strain if compared with LTPS devices.<sup>30</sup> This is why metal oxide semiconductors are considered the most prominent candidate for next-generation flexible high-resolution active matrix organic light emitting diode (AMOLED) display backplanes,<sup>38–41</sup> as well as the most suitable technology to fuel the realization of tomorrow's ubiquitous electronics. Main aim of this review is to report the recent advances obtained in the field of flexible metal oxide semiconductor TFTs: from single devices (Sections II and III), large-area circuits (Section IV) up to entirely integrated systems (Section V). Before reviewing the state-of-the-art of flexible metal oxide semiconductor

technology in the Sections II–V, in this section an introduction on the topic is given. First, in Sec. IA, a historical overview on TFTs based on metal oxide semiconductors is presented. Subsequently, in Sec. IB, the operating principle of TFTs together with the available device configurations are reported. Finally, in Sec. IC, the main issues and technological challenges faced in the field are analyzed.

### A. Historical perspective

TFTs find their origin back in the 1930 when the field-effect transistor (FET) was proposed and patented by Lilienfeld.<sup>42–44</sup> In these reports, Lilienfeld described the concept of a device in which the current flow is controlled by the application of a transversal electric field. Even if TFTs and FETs share the same operating principle, the first TFT was realized only in 1962 by Weimer at RCA laboratory.<sup>45</sup> In his work, Weimer used a vacuum technique (evaporation) and high-precision shadow masking to deposit and structure a gold (Au) source/drain (S/D) electrodes, a microcrystalline cadmium sulfide (CdS) n-type (electron conducting) semiconductor, a silicon monoxide gate dielectric, and an Au gate contact on an insulating glass substrate (Fig. 1). Interestingly, Weimer already showed a preliminary evaluation of thin-film circuits, such as flip-flops, AND, and NOR gates. His proceeding of IRE “The TFT - a new Thin-Film Transistor” draws worldwide attention,<sup>45</sup> opening the way to a new field of study. Few years later in 1964, the first TFT with a metal oxide semiconductor was demonstrated by Klasens and Koelmans.<sup>46</sup> The device was manufactured by photolithographic techniques and comprised aluminum (Al) electrodes, anodized aluminum oxide ( $\text{Al}_2\text{O}_3$ ) gate dielectric, evaporated n-type tin oxide ( $\text{SnO}_2$ ) semiconductor, and source/drain contacts on a glass substrate. For the first time, the transparency of substrate, semiconductor, and gate dielectric allowed realizing a self-aligned (SA) lithographic lift-off process, where the source/drain contacts were defined by exposing the photoresist to ultraviolet (UV) light penetrating from the back of the substrate. In this way, the opaque Al gate electrode could act as a shielding layer for the UV light.<sup>46</sup> Subsequently, TFTs with single crystal lithium-doped zinc oxide ( $\text{ZnO:Li}$ ) hydrothermally grown from solution,<sup>47</sup> as well as  $\text{SnO}_2$  deposited from vapor phase reaction, were presented.<sup>48</sup> Nevertheless, none of these two devices outperformed the results shown by Klasens and Koelmans. After a few decades of silence, in 1996 metal oxide semiconductors gained new attention as active layers in ferroelectric memory TFTs.<sup>49,50</sup> The pioneering work of

TABLE I. Comparison between metal oxide semiconductors and other established flexible TFT technologies.<sup>8,35–37</sup>

	Microstructure	Carrier mobility ( $\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ )	Manufacturing cost	Process complexity	Process temperature ( $^{\circ}\text{C}$ )	Large-area scalability	Device type
Metal oxide semiconductors	Mainly amorphous	10–100	Low	Low	RT to 350	High	Mainly n-type
Amorphous silicon	Amorphous	1	Low	Low	150–300	High	N-type
Low temperature poly-crystalline silicon	Poly-crystalline	50–100	High	High	350–500	Low	N- and p-type
Organic semiconductors	Mainly poly-crystalline	0.1–10	Low	Low	RT to 250	High	Mainly p-type






FIG. 1. (a) Device cross-section, top view and (b) photograph of the first thin-film transistor (TFT) reported in 1962. Reproduced with permission from P. Weimer, Proc. IRE **50**, 1942 (1962). Copyright 1962 Institute of Electrical and Electronic Engineers.

Prins *et al.* demonstrated the first fully transparent and metal oxide-based TFT with antimony-doped  $\text{SnO}_2$  ( $\text{SnO}_2\text{:Sb}$ ) semiconductor grown by pulsed layer deposition (PLD) (Fig. 2).<sup>49</sup> At the same time, Seager *et al.* showed the first indium oxide ( $\text{In}_2\text{O}_3$ ) non-volatile memory TFT with ferroelectric gate dielectric.<sup>50</sup> Following the success of these works, from 2003 metal oxide semiconductors gained an increasingly interest. The majority of the attention was initially directed to zinc oxide (ZnO) TFTs,<sup>51–59</sup> resulting in an electron mobility above  $1\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ .<sup>51,52,54,55,57–59</sup> Such values highlighted the suitability of this technology as a replacement for a-Si, commonly employed in TFT display backplanes. In this context, Hoffman, Norris, and Wager reported fully transparent ZnO TFTs yielding a carrier mobility of  $2.5\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  and current on/off ratio of  $10^7$ .<sup>51</sup> In this case, the ZnO layer was deposited by ion-beam sputtering (IBS) and annealed between 600 and 800 °C. A few months later, Carcia *et al.* presented TFTs with ZnO radio-frequency (RF) sputtered at room temperature exhibiting similarly good performance.<sup>52</sup> At the same time, also Norris *et al.* showed the first TFT with spin coated ZnO active layer, yielding a satisfactory carrier mobility of  $0.2\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ .<sup>60</sup> Subsequently, Fortunato *et al.* reported fully transparent TFTs with ZnO RF sputtered at room temperature presenting an electron mobility of  $20\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ ,<sup>58</sup> whereas Carcia, McLean, and Reilly demonstrated how semiconductor engineering during ZnO sputtering can lead to TFTs with a carrier mobility as high as  $42\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ .<sup>59</sup> Additionally, also TFTs with other binary metal oxide semiconductors like  $\text{In}_2\text{O}_3$  and  $\text{SnO}_2$  were reported, yielding also good performance.<sup>61,62</sup> Main breakthrough in the field was achieved in 2003 by Nomura *et al.* who demonstrated a multicomponent indium gallium zinc oxide (IGZO) single-crystalline active layer epitaxially grown at 1400 °C on an yttria-stabilized zirconium (YSZ) substrate.<sup>63</sup> The resulting TFT presented an electron mobility of  $80\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  and a current on/off ratio of  $10^6$ , demonstrating that high-performance TFTs can be realized with metal oxide semiconductors. Continuing their work, in 2004 Nomura *et al.* reported transparent TFTs with amorphous IGZO layers grown at room temperature by PLD on flexible polyethylene terephthalate (PET) foils (Fig. 3).<sup>29</sup> The results were impressive (especially considering the low temperature process): an electron mobility




FIG. 2. (a) Device cross-section and (b) photograph of the first fully transparent metal oxide-based TFT reported in 1996. Reproduced with permission from Appl. Phys. Lett. **68**, 3650 (1996). Copyright 1996 AIP Publishing LLC.




FIG. 3. First flexible TFT with indium gallium zinc oxide (IGZO) active layer reported in 2004: (a) cross-section and (b) photograph of TFT bent to 30 mm tensile radius. Reproduced with permission from Nomura *et al.*, Nature **432**, 488 (2004). Copyright 2004 Nature Publishing Group.

of  $9\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  and a current on/off ratio of  $10^3$ . Furthermore, first mechanical bending tests of the devices at 30 mm radius were demonstrated. Nomura's report paved the way to an impressive number of publications on metal oxide semiconductor TFTs. In the following years, several multicomponent metal oxide semiconductors, ranging from zinc tin oxide (ZTO),<sup>64,65</sup> indium zinc oxide (IZO)<sup>66</sup> to IGZO (the most common),<sup>67–69</sup> were investigated. From 2005, also the first reports on hole transporting (p-type) metal oxide semiconductors appeared. First, Chang *et al.* demonstrated p-type behavior in gallium oxide ( $\text{Ga}_2\text{O}_3$ ) nanowire (NW) TFTs,<sup>70</sup> followed by other works on p-type tin monoxide ( $\text{SnO}$ ),<sup>71,72</sup> cuprous oxide ( $\text{Cu}_2\text{O}$ ),<sup>73,74</sup> and nickel oxide ( $\text{NiO}$ )<sup>75</sup> devices all presenting low carrier mobility and high process temperatures. Remarkably, in 2007 Ju *et al.* showed the first flexible and solution-processed metal oxide semiconductor TFTs based on ZnO and  $\text{In}_2\text{O}_3$  NWs.<sup>76</sup> From 2008, tremendous advances were made in the field of flexible devices, from IGZO TFTs on cellulose fiber-based paper,<sup>77</sup> stretchable and transparent ZnO TFTs,<sup>78</sup> complementary inverters based on n-type IGZO and p-type  $\text{SnO}$  TFTs with and on paper,<sup>79</sup> ultraflexible and transparent IGZO TFTs,<sup>80</sup> three-dimensionally (3D) conformable IGZO TFTs and circuits,<sup>81</sup> water soluble IGZO TFTs,<sup>82</sup> to mechanically active biomimetic IGZO TFTs.<sup>23</sup> Nowadays, the state-of-the-art flexible IGZO TFTs yield excellent electrical performance with carrier mobility values up to  $84\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  (Ref. 83) and current on/off ratio above  $10^{10}$ ,<sup>84</sup> depending on the semiconductor composition and device configuration.

## B. TFT configuration and operation

In this subsection, the most common TFT configurations are presented, followed by a short explanation of the basic TFT operating principle.




FIG. 4. Most common device configurations: (a) bottom-gate (BG) staggered TFT, (b) BG coplanar TFT, (c) top-gate (TG) staggered TFT, (d) TG coplanar TFT, (e) double-gate (DG) TFT, and (f) vertical TFT (VTFT).

### 1. TFT configuration

TFTs are three terminal field-effect devices, whose working principle is similar to those of metal oxide semiconductor field-effect transistors (MOSFETs) used in conventional Silicon (Si) electronics.<sup>85</sup> However, in MOSFET technology, the substrate is a single crystal Si wafer (representing also the active layer) and device functionality is added through a large variety of complex, high temperature ( $>1000^\circ\text{C}$ ) and expensive processes (e.g., diffusion/implantation of dopants, lithography, and etching).<sup>86</sup> On the other hand, TFTs are fabricated typically on insulating substrates (glass and plastic), on which all the device layers are grown at lower temperature ( $<650^\circ\text{C}$ ) by vacuum- or solution-processing deposition techniques. Given the different manufacturing processes, the active layers of TFTs are typically poly-crystalline or amorphous materials, which are both characterized by a reduced charge carrier transport (if compared with single-crystal Si).<sup>36,87</sup> Like in MOSFETs, TFT functionality is achieved through the following components: a dielectric layer inserted between the semiconductor and a transversal gate contact, together with two source/drain electrodes directly in contact with the semiconductor. Current modulation between source/drain is achieved through the semiconducting layer by the capacitive injection of carriers close to the dielectric/semiconductor interface (the so-called field-effect).<sup>85</sup> Even if both MOSFETs and TFTs rely on the field-effect to modulate the conductance of the active layer, in TFTs this is achieved by an accumulation layer (and not an inversion region like in MOSFETs). TFTs can be fabricated using a wide range of device configurations. Most peculiar planar TFT structures are: bottom-gate (BG) (Figs. 4(a) and 4(b)) and top-gate (TG) (Figs. 4(c) and 4(d)) architectures, depending on whether the gate electrode is deposited before or after the active layer. BG and TG devices can be either staggered or coplanar, depending if the source/drain contacts are on the opposite or on the same side of the semiconductor/dielectric interface.<sup>85</sup> BG structures,




FIG. 5. Typical current-voltage characteristics of an n-type metal oxide semiconductor TFT (channel length  $L = 30\ \mu\text{m}$ ): width ( $W$ ) normalized transfer (a) and output (b) curves.

especially staggered (Fig. 4(a)), have been widely used for a-Si TFTs, as well as in most display prototypes due to easier processing and enhanced performance.<sup>36,88</sup> Nevertheless, BG structures require an additional layer (passivation) that protects the back channel from air exposure and therefore hinders undesired instability effects.<sup>36,88</sup> TG structures, especially coplanar (Fig. 4(d)), are mainly used for LTPS technology. With such a configuration indeed, the semiconductor can be deposited and crystallized at high temperatures without any damage to other materials/interfaces that are realized in successive steps.<sup>34</sup> In TG TFTs, the gate dielectric can also act as a passivation layer, reducing thus the number of patterning steps.<sup>29,88</sup> To improve the static (DC) performance, double-gate (DG) TFT structures (Fig. 4(e)) can be employed.<sup>89,90</sup> In DG TFTs, an additional gate is utilized to effectively control a larger portion of the semiconductor channel. Recently, the quest for small device footprint and nanoscaled channel lengths has led to the development of alternatives to planar geometries, such as vertical TFTs (VTFTs) (Fig. 4(f)) or quasi-vertical TFTs (QVTFTs), where the channel is not anymore defined by a photolithographic patterning step, but rather by the thickness of a device layer.<sup>91,92</sup> In the most common VTFT structures, the channel is formed on a multi-layer stack of source-dielectric-drain (Fig. 4(e)).<sup>91–93</sup> Nevertheless, alternative VTFT configurations with the channel defined by the gate or the semiconductor thickness have also been proposed and realized.<sup>94–96</sup>

### 2. TFT operation

The most important DC performance parameters are extracted from the current-voltage (I-V) characteristics in compliance with the gradual channel approximation.<sup>97</sup> As shown in the transfer  $I_D$ - $V_{GS}$  (Fig. 5(a)) and output  $I_D$ - $V_{DS}$  (Fig. 5(b)) curves, there are two main operating regimes: linear and saturation. For small values of the drain-source

voltage  $V_{DS}$  ( $V_{DS} \ll V_{GS} - V_{TH}$ , where  $V_{GS}$  is the gate-source voltage and  $V_{TH}$  is the threshold voltage), the device operates in linear regime and the drain current  $I_D$  is approximated by the simplified Shichman - Hodges FET model<sup>98</sup>

$$I_{D,lin} = \frac{W \cdot \mu \cdot C_{ox}}{L} \cdot (V_{GS} - V_{TH}) \cdot V_{DS}, \quad (1.1)$$

where  $W$  is the channel width,  $\mu$  is the channel mobility,  $C_{ox}$  is the specific capacitance of the gate dielectric per unit area, and  $L$  is the channel length. When  $V_{DS} \geq V_{GS} - V_{TH}$ , the device operates in saturation regime and  $I_D$  equals

$$I_{D,sat} = \frac{W \cdot \mu \cdot C_{ox}}{2 \cdot L} \cdot (V_{GS} - V_{TH})^2. \quad (1.2)$$

Equations (1.1) and (1.2) can be used to extract the TFT DC parameters: carrier mobility, threshold voltage, current on/off ratio, sub-threshold swing (SS), and contact resistance.<sup>97</sup>

*a. Carrier mobility.* This parameter describes the efficiency of charge carrier transport in a material, which affects directly the maximum drain current and the operating frequency (the so-called transit frequency  $f_T$ ) of a device.<sup>99</sup> In a material,  $\mu$  depends on several scattering mechanisms (e.g., lattice vibrations, impurities, and grain boundaries).<sup>99,100</sup> The most common way to characterize the intrinsic mobility of a bulk material is to extract the Hall mobility ( $\mu_H$ ) from the Hall effect.<sup>100</sup> The mobility in a TFT is typically different from the intrinsic mobility of its semiconductor, since charge transfer is now limited to a narrow region close to the gate dielectric/semiconductor interface and further sources of scattering (e.g., Coulomb scattering from dielectric charges and interface states, and surface roughness scattering) need to be considered.<sup>100</sup> According to Schroder,<sup>100</sup> several TFT mobilities can be extracted: the effective mobility  $\mu_{eff}$ , the field-effect mobility  $\mu_{FE}$ , and the saturation mobility  $\mu_{sat}$ . Most common mobilities are  $\mu_{FE}$  (also known as linear mobility  $\mu_{lin}$ )

$$\mu_{FE} = \mu_{lin} = \frac{L}{W \cdot C_{ox} \cdot V_{DS}} \cdot \frac{dI_D}{dV_{GS}}, \quad (1.3)$$

and

$$\mu_{sat} = \frac{2 \cdot L}{W \cdot C_{ox}} \cdot \frac{d^2 I_D}{dV_{GS}^2} = \frac{2 \cdot L}{W \cdot C_{ox}} \cdot \left( \frac{d\sqrt{I_D}}{dV_{GS}} \right)^2. \quad (1.4)$$

*b. Threshold voltage.* The threshold voltage  $V_{TH}$  corresponds to the gate-source voltage at which a conductive channel is formed at the dielectric/semiconductor interface.<sup>97</sup> In n-type TFTs, if  $V_{TH}$  is positive/negative, the devices are designated to operate in enhancement/depletion mode.<sup>51</sup> There are several methods used to extract  $V_{TH}$ .<sup>101</sup> If not explicitly specified, the most employed methodology is represented by the linear extrapolation of the  $I_D$ - $V_{GS}$  plot (linear regime) or  $I_D^{1/2}$ - $V_{GS}$  plot (saturation regime).<sup>101</sup>

*c. Current on/off ratio.* The current on/off ratio  $I_{ON}/I_{OFF}$  is extracted from the transfer curve (Fig. 5(a)), dividing the

maximum with the minimum drain current (typically in saturation regime).<sup>97</sup> A value of  $10^6$  or higher is desirable for digital circuits.<sup>102</sup> Nevertheless, smaller  $I_{ON}/I_{OFF}$  can also result in successful switching operation.<sup>103</sup> For analog circuits, a current on/off ratio of  $>10^4$  is typically sufficient.<sup>80</sup>

*d. Sub-threshold swing.* Another important parameter is the sub-threshold swing (SS), which is a measure of how efficiently the transistor can turn on and off. SS is directly related to the quality of the interface dielectric/semiconductor.<sup>97</sup> The sub-threshold swing is defined as the inverse of the maximum slope of the  $I_D$ - $V_{GS}$  plot and indicates the gate-source voltage needed to increase the drain current by one decade

$$SS = \left( \frac{dV_{GS}}{d \log_{10}(I_D)} \right)_{max}. \quad (1.5)$$

A low sub-threshold swing  $<100$  mV/dec (together with a threshold voltage close to 0 V) is desirable to reduce the power consumption and the operating voltage in circuit applications.<sup>102,104</sup>

*e. Contact resistance.* Beside the above mentioned parameters, a less cited (but still important) parameter is given by the contact resistance ( $R_C$ ) between the source/drain electrodes and the semiconductor. Controlling the contact resistance is especially important in short-channel devices ( $L \lesssim 5 \mu\text{m}$ ), since a high  $R_C$  value can lead to the degradation of both the device  $\mu_{FE}$  and  $f_T$ .<sup>105,106</sup> In a TFT, the contact resistance depends on the source/drain electrodes,<sup>107,108</sup> the interface metal/semiconductor,<sup>107</sup> the source/drain to gate contact area,<sup>106,108</sup> as well as specific contact treatments (plasma, temperature, etc.) performed.<sup>109</sup> A well-known and utilized indirect method to extract  $R_C$  is the transmission-line method (TLM), which requires the linear  $I_D$ - $V_{GS}$  curves of a series of TFTs with different channel lengths.<sup>108</sup> More specifically,  $R_C$  can be extracted from the total TFT resistance ( $R_T$ )

$$R_T = r_{CH} \cdot L + R_C, \quad (1.6)$$

where  $r_{CH}$  is the channel resistance per unit channel length.<sup>108</sup> By fitting the experimental values of the  $R_T$ - $L$  plot for different  $V_{GS}$  with a linear curve, the total contact resistance can be estimated. Alternatively, the  $R_C$  can also be extracted from the ratio of two linear  $I_D$ - $V_{GS}$  measurements taken on the same device (at two different  $V_{DS}$ ), as explained by Campbell *et al.*<sup>110</sup>

*f. Overlap capacitance.* Besides the contact resistance, also the overlap capacitance  $C_{OV}$  between the gate contact and the source/drain electrodes is an important parameter, since it directly influences the TFT's transit frequency.<sup>97</sup>  $C_{OV}$  can be extracted from the capacitance-voltage (C-V) characteristics (Fig. 6), from which the total gate capacitance  $C_G$  can be estimated

$$C_G = C_{GS} + C_{GD} = C_{ox} \cdot W \cdot (L + L_{OV,TOT}), \quad (1.7)$$






FIG. 6. Typical width normalized capacitance-voltage ( $C$ - $V$ ) characteristics of an n-type metal oxide semiconductor TFT (channel length  $L = 30 \mu\text{m}$ ) measured at 100 kHz. Inset: used measurement configuration.

where  $C_{GS}$  is the gate-source capacitance,  $C_{GD}$  is the gate-drain capacitance, and  $L_{OV,TOT}$  is the total overlap length between the gate and the source/drain electrodes ( $L_{OV,TOT} = L_{OV,S} + L_{OV,D}$ ).<sup>97</sup> The overlap capacitance  $C_{OV} = C_{ox} \cdot W \cdot L_{OV,TOT}$  and can be extracted from the  $C$ - $V$  plot (Fig. 6) as the minimum  $C_G$  value.

*g. Transit frequency.* The most important small signal (AC) parameter of a TFT is the transit frequency ( $f_T$ ), which quantifies the speed of the device.<sup>97</sup> The  $f_T$  is given by the following formula:<sup>111</sup>

$$f_T = \frac{1}{2 \cdot \pi} \cdot \frac{g_m}{C_G} \propto \frac{\mu \cdot (V_{GS} - V_{TH})}{L \cdot (L + L_{OV,TOT})}, \quad (1.8)$$

where  $g_m$  is the transconductance ( $g_m = \frac{dI_D}{dV_{GS}}$ ) calculated in the saturation regime. A first value of the transit frequency can be estimated from the  $g_m$  and  $C_G$  values extracted from the  $I_D$ - $V_{GS}$  and  $C_G$ - $V_{GS}$  data, respectively. A more precise value of the transit frequency can be calculated by measuring the TFT's S-parameters, i.e., by applying a low voltage RF voltage on top of the  $V_{GS}$  bias and subsequently measuring the  $I_{DS,sat}$  of the devices.<sup>112</sup> From the device S-parameter measurement, the corresponding small signal current gain  $H_{21}$  can be calculated as a function of the frequency. The  $f_T$  is then given by the value where  $H_{21}$  equals 1 (see Fig. 13 for a practical example).<sup>113,114</sup>

### C. Present issues and challenges

From 2003 onwards with the work of Hosono,<sup>29,63</sup> Wager,<sup>51,60</sup> Carcia,<sup>52,59</sup> and Fortunato,<sup>57,58</sup> metal oxide semiconductor TFTs have gained an increasingly interest, especially in view of their application in optical display backplanes. At the beginning, the attention has been mainly focused on the realization of metal oxide semiconductor TFT yielding high carrier mobility, as well as good stability under bias and illumination stress. In particular, the influence of semiconductor composition, passivation layer, gate dielectric, and source/drain electrodes on the device performance and stability have been extensively investigated, as reported in several reviews.<sup>36,88,115</sup> The enormous progresses achieved in the last ten years in these areas have directed current research efforts towards new directions and challenges.<sup>36,88</sup> In particular, the possibility to replace vacuum-

processing techniques with higher throughput continuous processes is especially attractive in view of novel large-area and cost-effective applications, such as foldable and printable displays, disposable smart labels, and intelligent packaging.<sup>87,116</sup> To this aim, solution-processing techniques, especially spray pyrolysis (SP) or digitally controlled on-demand deposition methods like ink-jet printing, are gaining an increasing interest.<sup>87</sup> Another open issue is represented by the development of metal oxide semiconductor TFTs with good p-type conduction. Even if notable advances have been made in this direction, p-type metal oxide semiconductor devices can hardly yield performance levels similar to their n-type counterpart.<sup>36,87</sup> As explained later in this review, this is due to the specific charge transport characteristics of metal oxide semiconductors.<sup>115,117</sup> Due to the scarce availability of good p-type devices, the majority of the reported metal oxide semiconductor-based circuits are thus unipolar, employing only n-type TFTs. Even if complex large-area and high TFT count digital and analog electronic circuits have been demonstrated by employing only n-type metal oxide semiconductor TFTs, the development of a complementary technology based on both n- and p-type devices is essential to realize compact and low-power circuits.<sup>118</sup> To this purpose, research on complementary circuits based on hybrid metal oxide/organic or fully metal oxide semiconducting materials has expanded.<sup>36</sup>

All of the above mentioned topics apply for both rigid and flexible metal oxide semiconductor TFTs. Nevertheless, in the case of flexible substrates, the solution of the previously listed issues is even more challenging, due to the generally more complicated processing conditions (i.e., low temperature fabrication, substrate dimensional instability during TFT fabrication, and circuit integration). Furthermore, in the case of flexible TFTs, special care needs to be taken also on the mechanical properties of the devices (e.g., induced strain, maximum strain resistance, influence of strain on the TFT performance, and role of mechanical fatigue). Additionally, novel device features such as transparency, conformability, stretchability, biocompatibility, and biodegradability (with their related challenges) need also to be taken into account. In this review, we tackle all of the above mentioned issues and challenges, focusing only on devices fabricated on flexible substrates. To date and to the best of our knowledge, no report has specifically targeted this topic. We are only aware of a book chapter dealing with flexible solution-processed metal oxide semiconductor TFTs,<sup>119</sup> as well as two review articles, respectively, on the mechanical and electronic properties of flexible TFTs (all technologies)<sup>30</sup> and on p-type metal oxide semiconductor materials and devices (rigid and flexible).<sup>120</sup> For this reason, this paper presents the recent progresses in the field of flexible TFTs and circuits, based on both n- and p-type metal oxide semiconductors grown by vacuum- and solution-processing techniques. Main aim of this review is to underline the process/material/device/circuit requirements that are specific to flexible substrates compared with rigid ones and provide at the same time guidelines for the realization of flexible devices with good electrical and mechanical



properties, using metal oxide semiconductor technology. The reviews are structured as follows:

- In Section II, the state-of-the-art flexible n-type metal oxide semiconductor TFTs are presented. First, in Sec. II A, a short overview of the available metal oxide semiconductors is given. Then, in Sec. II B, flexible devices based on vacuum-processed metal oxide semiconductors are reviewed. Finally, in Sec. II C, flexible TFTs with novel solution-deposited metal oxide semiconductors are reported.
- Section III deals with the recent progresses in the field of flexible p-type metal oxide semiconductor TFTs. As for Section II, also in this case first a brief overview on the available materials is given Sec. III A; then in Sec. III B, flexible devices based on vacuum-processed metal oxide semiconductors are reviewed; finally in Sec. III C, solution-processed flexible TFTs are analyzed.
- Section IV reviews the state-of-the-art flexible circuits based on metal oxide semiconductors. Section IV A provides a basic explanation of the possible configurations, as well as of the basic operating principle of both digital and analog circuits. Then, in Sec. IV B, flexible unipolar digital and analog electronic circuits based on metal oxide semiconductors are presented. Finally, in Sec. IV C, flexible complementary metal oxide semiconductor-based circuits are reviewed.
- Section V deals with novel flexible electronic systems based on metal oxide semiconductor TFTs.
- In Section VI, the conclusions are drawn and an outlook over the field is given.

In order to provide a broad overview of the field, the first subsections of each section (II A, III A, and IV A) reference reports on both rigid and flexible substrates. However, the main subsections of this review (II B, II C, III B, III C, IV B, and IV C) deal only with flexible TFTs and circuits based on metal oxide semiconducting materials. We have done an exhaustive literature review on the topic and have tried to include all the relevant works until the submission of this review (April 2016). If there is some work not referenced, we apologize the authors in advance.

## II. N-TYPE METAL OXIDE SEMICONDUCTOR TFTs

In this section, flexible n-type metal oxide semiconductor TFTs are presented. In particular, in Sec. II A, binary and multicomponent metal oxide semiconducting compounds are reported, together with a short explanation on the theory of these materials. Then in Sec. II B, a detailed description of the recent progresses obtained for flexible vacuum-processed metal oxide semiconductor TFTs is given, with a special focus on materials, fabrication techniques, electrical performance, and bendability. Finally, in Sec. II C, novel solution-processing methods to realize flexible metal oxide semiconductor TFTs are shown.

### A. N-type metal oxide semiconductors

The first reported metal oxide semiconductors were binary compounds, such as  $\text{SnO}_2$ ,  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ , and  $\text{Ga}_2\text{O}_3$ , in

either a pure composition or with an impurity dopants. These binary materials are characterized by wide band gap  $E_g > 3 \text{ eV}$  and large transmission in the visible range (above 80%).<sup>115,121</sup> The resulting films are n-type semiconducting, yielding a high carrier concentration ( $N$ ) in the order of  $10^{16} \text{ cm}^{-3}$ – $10^{21} \text{ cm}^{-3}$ , which is attributed to native donors, e.g., oxygen ( $\text{O}_2$ ) vacancies and/or metal atoms.<sup>115,121</sup> Additionally, even if these films present an amorphous phase, they yield large  $\mu_{\text{FE}} > 10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,<sup>115</sup> due to their unique electronic structure.<sup>117</sup> Indeed, in contrast to covalent semiconductors like Si, metal oxide semiconductors are valence compounds with a strong degree of ionicity within their chemical bonding.<sup>87,117</sup> In metal oxide semiconductors, charge transfer occurs from the metal orbitals ( $s$ ) to the oxygen orbitals ( $2p$ ). The conduction band minimum (CBM) is indeed formed by highly dispersive unoccupied metal orbitals, whereas the valence band maximum (VBM) is constituted by fully occupied and localized oxygen orbitals.<sup>87,117</sup> Those vacant metal orbitals are spherical (i.e., non directional) and exhibit large spatial spread.<sup>115,117</sup> As a consequence, electron transport can easily occur through the direct overlap of the metal orbitals in neighboring metal cations.<sup>87,115,117</sup> This explains why the majority of existing metal oxide semiconductors yield n-type conductivity, and hole transport is intrinsically hindered by a larger effective mass.<sup>87</sup> By employing binary metal oxide semiconducting materials ( $\text{SnO}_2$ ,  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ , and  $\text{Ga}_2\text{O}_3$ ) as active layers in TFTs, large differences in carrier mobility and current on/off ratios can be achieved. For example,  $\text{In}_2\text{O}_3$  TFTs can lead to high  $\mu_{\text{FE}}$  up to  $100 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , but at the same time also large  $I_{\text{OFF}}$  (due to high  $N > 10^{18} \text{ cm}^{-3}$ ).<sup>36,122</sup>  $\text{Ga}_2\text{O}_3$  films possess large resistivity (due to low carrier density and large density of empty traps), resulting thereby in poor device performance ( $\mu_{\text{FE}} = 0.05 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ).<sup>36,123</sup> Similar to  $\text{In}_2\text{O}_3$ ,  $\text{SnO}_2$  TFTs can reach higher carrier mobility, as well as larger off current.<sup>62</sup> The best-known and most performing binary metal oxide semiconductor is  $\text{ZnO}$ , which can lead to high  $\mu_{\text{FE}}$  and  $I_{\text{ON}}/I_{\text{OFF}}$ .<sup>36,88</sup> However, most binary metal oxide semiconductors (especially  $\text{ZnO}$ ) tend to form poly- or nano-crystalline structures, which lead to the creation of grain boundary defects and therefore non-uniform TFT performance over larger areas.<sup>88,115</sup> Compared with binary compounds, multicomponent metal oxide semiconductors, in general, result in better TFT performance.<sup>36,115</sup> In multicomponents, a stable amorphous phase can be achieved by mixing two or more metal cations with different ionic charges and sizes, whereas the incorporation of a stabilizer metal cation can be used to better control the carrier concentration.<sup>117</sup> For example, IZO presents a stable amorphous phase, which results in TFTs with good uniformity and  $\mu_{\text{FE}}$ . Nevertheless, the high  $N > 10^{17} \text{ cm}^{-3}$  leads to high  $I_{\text{OFF}}$  and low  $I_{\text{ON}}/I_{\text{OFF}}$ .<sup>36,115,124</sup> Given the stronger bonds of gallium (Ga) with  $\text{O}_2$ , indium gallium oxide (IGO) leads to a lower carrier density, but at the same time also smaller  $\mu_{\text{FE}}$ .<sup>36</sup> To realize an amorphous oxide semiconductor with large  $\mu_{\text{FE}}$  and  $I_{\text{ON}}/I_{\text{OFF}}$ , in 2004 Nomura *et al.* proposed the introduction of Ga into IZO, developing IGZO, the most widely used metal oxide semiconductor nowadays.<sup>29</sup> IGZO

TFTs allow  $\mu_{FE} \gg 10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  with  $N < 10^{17} \text{ cm}^{-3}$ .<sup>29,115</sup> Alternatives to Ga doping in IZO have also been developed, using tin (Sn), hafnium (Hf), and zirconium (Zr).<sup>88,125–127</sup> At the same time, indium-free (and therefore cheaper) multicomponent metal oxide semiconductors (employing, for example, Sn, Al, or Zr) have also been demonstrated.<sup>64,88</sup> Finally, also other multicomponent materials like ZnON have been recently reported.<sup>128–131</sup>

### 1. Metal oxide semiconductors for flexible TFTs

Not all of the above mentioned metal oxide semiconducting materials have been employed as active layers in flexible TFTs.

*a. Vacuum-processed metal oxide semiconductors.* In the case of flexible vacuum-processed metal oxide semiconductor TFTs, amorphous IGZO is the most widely used material.<sup>23,29,38,41,69,77,79–81,84,90,92,96,106,113,114,132–174</sup> Flexible IGZO TFTs exhibit  $\mu_{FE}$  up to  $76 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , depending on the stoichiometric composition employed. Also, c-axis aligned crystalline (CAAC) IGZO TFTs on plastic foils have been demonstrated.<sup>39,175,176</sup> Crystalline ZnO is the second most used metal oxide semiconductor in flexible TFTs, with  $\mu_{FE}$  up to  $50 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .<sup>59,78,177–183</sup> Other metal oxide semiconducting materials used are: IZO with  $\mu_{FE}$  up to  $60 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,<sup>173,184–187</sup> gallium zinc oxide (GZO) with  $\mu_{FE}$  up to  $20.7 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,<sup>188</sup> and ZTO with  $\mu_{FE}$  up to  $14 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .<sup>64</sup> Despite being considered a conductor, in general, thin layers of indium tin oxide (ITO) can also be used, yielding a  $\mu_{FE}$  of  $28.6 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .<sup>189</sup>

*b. Solution-processed metal oxide semiconductors.* Most used solution-processed semiconductors are crystalline  $\text{In}_2\text{O}_3$  and ZnO. For  $\text{In}_2\text{O}_3$  TFTs,  $\mu_{FE}$  up to  $120 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  have been reported,<sup>76</sup> including neat layers, nanoparticle (NP), or nanowire (NW) films, as well as blends of  $\text{In}_2\text{O}_3$  and polyvinylpyrrolidone (PVP).<sup>76,145,190–192</sup> In the case of ZnO, the highest  $\mu_{FE}$  values reached are of  $7 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .<sup>193–195</sup> Other solution-deposited metal oxide semiconductors include IZO with  $\mu_{FE}$  around  $4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,<sup>196,197</sup> ZTO with  $\mu_{FE}$  of  $0.04 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,<sup>198</sup> and IGO with  $\mu_{FE}$  of  $0.4 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .<sup>199</sup> Furthermore, solution-processed IGZO TFTs have shown excellent results with extremely high  $\mu_{FE}$  values up to  $84 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,<sup>83</sup> either in the form of neat IGZO or in blends of IGZO and graphene nanosheets.<sup>83,200,201</sup>

### B. Flexible n-type vacuum-processed TFTs

In this subsection, the recent advances in the field of flexible n-type vacuum-processed metal oxide semiconductor TFTs are reviewed. In particular, the materials and the fabrication techniques employed are first presented. Then, the electrical performance and the mechanical properties of the resulting devices are discussed. Finally, additional features such as dissolubility, mechanical activity, stretchability, and transparency are tackled.

### 1. Materials

The materials needed for the fabrication of flexible n-type vacuum-processed TFTs include flexible substrates, conducting materials to realize the source/drain and gate electrodes, dielectric materials for buffer, passivation and/or insulating layers, and most importantly metal oxide semiconducting active layers.

*a. Substrates.* In contrast to standard Si MOSFET technology, the substrate used for the realization of TFTs is, in general, not a part of the active device itself, since it only provides a surface for the fabrication process. Nevertheless, the substrate, especially if flexible, has a significant influence on the final TFT properties, as well as on the manufacturing process. The key requirements concerning the substrate are:

- (I) The surface has to be compatible with standard thin-film fabrication technology, which calls for roughness values in the nanometer regime.
- (II) The melting or glass transition temperature ( $T_m$  or  $T_G$ ) of the substrate has to be high enough to be compatible with the chosen fabrication process.
- (III) The substrate has to be bendable enough (in line with the mechanical requirements of the final devices) and at the same time has to provide sufficient stability for the manufacturing process.
- (IV) The deformation of the substrate caused by temperature gradients, mechanical load, as well as absorption or desorption of gasses or liquids during the fabrication has to be smaller than the minimum device feature size.
- (V) Vacuum-processing techniques call for small outgassing rates, compatible with the available deposition tools.
- (VI) Concerning a future mass production and commercialization, the substrates should be at least potentially available in large quantities and sizes, as well as cheap.
- (VII) Furthermore, the substrate needs to be resistant to the chemicals used during the fabrication process, especially photoresists and developers.
- (VIII) Finally, specific applications require substrates which are transparent, light-weight, conformable, stretchable, biocompatible, and even biodegradable.

All these requirements have led to the evaluation of a large variety of different substrates. Due to their properties and their availability, polymers are the natural choice and the most commonly used substrate materials. Among the different polymers, polyimide (PI) foils with thicknesses ( $t_S$ ) between  $5 \mu\text{m}$  and  $125 \mu\text{m}$  are the most frequently utilized substrates,<sup>135,145,152,157,158,160,165,172,177,180,184,188,189</sup> together with PI and nano silica.<sup>142,144</sup> This is because of the numerous advantages of PI (commercially known as Kapton®), like a small coefficient of thermal expansion (CTE) of  $12 \times 10^{-6} \text{ K}^{-1}$ , a small humidity expansion coefficient (HEC) ( $9 \times 10^{-6} \text{ \%RH}^{-1}$ ), a high  $T_G$  of  $\approx 360^\circ\text{C}$ , and a surface roughness in the nanometer range.<sup>114,155</sup> Since standard PI exhibits a yellowish to brownish color, other polymeric substrates have been introduced to benefit from their transparency in the visual wavelength range. These materials, which

are, in general, also cheaper and more easily available, include PET,<sup>29,69,96,165,171,180,184,188</sup> polyethylene naphthalate (PEN),<sup>38,40,41,134,136,139,149,153,158,163,166–168,173,181,202</sup> polyetheretherketone (PEEK),<sup>203</sup> polycarbonate (PC),<sup>154,157</sup> polypropylene (PP) based synthetic paper,<sup>204</sup> parylene,<sup>80,141</sup> polyethersulfone (PES),<sup>178</sup> water-soluble polyvinyl alcohol (PVA),<sup>82</sup> as well as polydimethylsiloxane (PDMS).<sup>78,132,147,205–207</sup> In particular, PDMS is also stretchable and biocompatible, but at the same time hard to process using standard fabrication techniques.<sup>78,132,147,205</sup> An alternative to polymers is constituted by metal foils, such as Al foils,<sup>156</sup> and stainless steel substrates.<sup>148</sup> The main benefit of metal foils is the high  $T_m$  (above 1000 °C in the case of stainless steel).<sup>155</sup> Nevertheless, metallic substrates are conductive and thus require additional insulating buffer layers, which further increase weight and decrease flexibility. Other typologies of supports include flexible and transparent glass substrates (with high temperature resistance),<sup>160,174</sup> glass-fabric reinforced composites,<sup>93,169</sup> cheap and biodegradable cellulose fiber-based paper,<sup>77,79,189,208</sup> as well as nontoxic biological paper like beeswax.<sup>186</sup> Additionally, also standard tracing paper (STP) and lab paper samples (LPS) have been employed. Finally, mechanically active multilayer substrates using a highly cross-linked hydrogel swelling layer and a stiff PI have been shown.<sup>23</sup>

*b. Barrier layers.* Before starting the effective TFT fabrication, often buffer or encapsulation layers are deposited on top of the substrate itself. Although there are numerous examples of flexible n-type vacuum-processed metal oxide semiconductor TFTs manufactured without barrier layers, there are several reasons why an encapsulation of the substrate is beneficial, including:

- (I) The need to electrically insulate a conductive substrate (e.g., Al or stainless steel).
- (II) A reduction of the substrate surface roughness by the deposition of a smoothing layer.<sup>41</sup>
- (III) A reduction of the absorption and desorption of solvents during the fabrication process by decreasing the effective humidity expansion coefficient (HEC).
- (IV) An improvement of the adhesion between the substrate and the device layers.
- (V) A reduction of the substrate outgassing in low pressure environments to speed up the pumping steps during the deposition process.
- (VI) A decrease of the substrate permeability by decreasing the effective water vapor transmission ratio (WVTR).

Typical adhesion or buffer layers are made of silicon nitride ( $\text{SiN}_x$ ),<sup>92,106,113,114,140,143–146,150,151,173,182,183</sup> silicon oxide ( $\text{SiO}_x$ ),<sup>78,82,135,148,154,157,168,170,181,205</sup> and photoresist sandwiched between  $\text{SiN}_x$  and  $\text{SiO}_x$ .<sup>158</sup> Organic materials,<sup>78,82,136,148,154,157,168,170,181,205</sup> in particular,  $\text{SU8}$ ,<sup>153</sup> or PVP is especially well-suited as smoothing layers.<sup>152,172</sup> A direct comparison of the influence of different buffer layers (50 nm  $\text{SiO}_x$ , 50 nm  $\text{SiN}_x$ , or 50 nm  $\text{SiN}_x$  in combination with 10 nm or 100 nm  $\text{AlO}_x$ ) on the performance of TG IGZO TFTs on PI substrate is given by Ok *et al.*, as shown in Fig. 7.<sup>155</sup> The buffer layer with the smallest WVTR = 0.033 g/(cm<sup>2</sup> day) is




FIG. 7. Transfer characteristics of flexible IGZO TFTs with 50 nm silicon nitride ( $\text{SiN}_x$ )/10 nm aluminum oxide ( $\text{AlO}_x$ ) (Device B), 50 nm  $\text{SiN}_x$ /100 nm  $\text{AlO}_x$  (Device C), or 50 nm silicon oxide ( $\text{SiO}_x$ ) (Device D) barrier layers on PI substrate. The inset shows a TFT (Device A) with a 50 nm  $\text{SiN}_x$  buffer layer. All measurements are for pristine (dashed line) and 250 °C-annealed TFTs (solid line). Reproduced with permission from Appl. Phys. Lett. **104**, 063508 (2014). Copyright 2014 AIP Publishing LLC.

given by 50 nm  $\text{SiN}_x$  + 100 nm  $\text{AlO}_x$ . As shown by Ok *et al.*, this buffer layer is able to reduce the carrier trapping at water related defects and results in the best device performance and stability (Fig. 7). Consequently, several groups have published the use of multi-layers which can potentially combine the advantages of different materials. These layer stacks include organic TR-8857-SA7 with  $\text{Al}_2\text{O}_3$ ,<sup>139,202,204</sup> undefined organic layers in combination with  $\text{Al}_2\text{O}_3$ ,<sup>93,167</sup> as well as  $\text{SiO}_2$ .<sup>40</sup> The most complex published structure is a  $\text{SiO}_2/\text{SiN}_x/\text{SiO}_2/\text{SiN}_x/\text{SiO}_2$  sandwich layer (also used to engineer the strain in the stack)<sup>133,164</sup> and other multi-stacked  $\text{SiO}_2/\text{SiN}_x$  barrier layers.<sup>137,177</sup> Finally, 3 nm thick  $\text{SiO}_2$  has been used as insulating encapsulation of conductive metal substrates.<sup>148</sup>

*c. Gate dielectrics.* Together with the metal oxide semiconductor, also the gate dielectric plays a fundamental role. This is mainly due to the following reasons:

- (I) As visible from Equation (1.1), the drain current  $I_D$  is directly proportional to  $C_{ox} = \frac{\epsilon_R}{t_{ox}}$ , where  $\epsilon_R$  and  $t_{ox}$  are, respectively, the dielectric constant and the thickness of the gate dielectric. For low-voltage TFT operation, thin gate dielectric materials with high  $\epsilon_R$  are desirable.
- (II) The insulation properties, correlated with the specific resistance and the pinhole density (and therefore the layer deposition quality) of the dielectric material, define the gate leakage of the device (the so called gate current  $I_G$ ).
- (III) The quality of the interface between the gate dielectric and the semiconductor can strongly influence the carrier mobility, as well as the stability of the TFT, by determining the interface trap density.

The most widely used gate dielectric is aluminum oxide in different forms, such as  $\text{Al}_2\text{O}_3$ ,<sup>23,41,59,80,81,93,96,145,147,162,169,178,179,183,202</sup>  $\text{AlO}_x$ ,<sup>155</sup> and also anodized  $\text{Al}_2\text{O}_3$  on Al gates.<sup>153,168</sup> Additionally, anodic neodymium-doped  $\text{AlO}_x$  ( $\text{AlO}_x:\text{Nd}$ ) on aluminum






FIG. 8. Chicken albumen ferroelectric gate dielectric: preparation procedure for diluted chicken albumen solution. Reproduced with permission from Kim *et al.*, Appl. Mater. Interfaces 7, 4869 (2015). Copyright 2015 American Chemical Society.

neodymium (AlNd) gates has been used.<sup>158</sup> The advantages of aluminum oxide are comparably high  $\epsilon_R$  around 9.5, low pinhole density if deposited by atomic layer deposition (ALD), and, especially in combination with IGZO, a good interface quality. Employed materials with a higher  $\epsilon_R$  include hafnium oxide ( $\text{HfO}_2$ ),<sup>177,180,181</sup> hafnium lanthanum oxide ( $\text{HfLaO}$ ),<sup>170</sup> titanium oxide ( $\text{TiO}_2$ ),<sup>154</sup> and yttrium oxide ( $\text{Y}_2\text{O}_3$ ).<sup>29,69</sup> The drawback of these dielectrics is a scarcer availability, a worst interface quality, as well as a reduced compatibility with the TFT fabrication process. At the same time, silicon oxide (either  $\text{SiO}_2$ <sup>40,78,133,137,138,148,163,164,166,173,174,188,205</sup> or  $\text{SiO}_x$ ) is a more established material but results in a reduced specific gate dielectric capacitance  $C_{ox}$  ( $\epsilon_R \approx 3.9$ ).<sup>82,156</sup> Even if a direct comparison between  $\text{SiO}_2$  and  $\text{SiN}_x$  by Lim *et al.* showed that IGZO TFTs with  $\text{SiN}_x$  dielectric exhibit slightly better performance than those with  $\text{SiO}_2$ ,<sup>171</sup>  $\text{SiN}_x$  is only rarely used in the community.<sup>134,142,159,160</sup> Besides metal oxide dielectrics, also organic materials have been used as gate dielectric, such as layers made from olefin polymers,<sup>38</sup> or cross-linked PVP (c-PVP).<sup>165</sup> To this regard, a direct comparison of c-PVP and  $\text{SiO}_2$  showed that both materials have a comparable  $\epsilon_R$  and result in flexible IGZO TFTs with similar performance parameters,<sup>165</sup> although the thick c-PVP layer ( $t_{ox} = 280$  nm) reduces  $C_{ox}$  if compared with the thinner  $\text{SiO}_2$  ( $t_{ox} = 170$  nm). A third class of gate dielectrics is ferroelectric materials, in particular, poly(vinylidene fluoride-trifluoroethylene) [P(VDF-TrFE)].<sup>132,136,149,167</sup> P(VDF-TrFE) can be reversibly polarized and hence used for the fabrication of non-volatile memory TFTs. Interestingly, recently also chicken albumen ferroelectric gate dielectrics have been demonstrated, as shown in Fig. 8.<sup>204</sup> A fourth class of gate dielectric materials is constituted by solid electrolytes (e.g., phosphorus (P)-doped  $\text{SiO}_2$ ), which are characterized by high specific gate dielectric capacitance per unit area ( $C_{ox}$ ) and therefore low-voltage device operation.<sup>184,189</sup> This improvement is generally ascribed by a redistribution of mobile ions with the applied voltage. Fig. 9 illustrates how P-doped  $\text{SiO}_2$




FIG. 9. Phosphorus-doped  $\text{SiO}_2$  solid electrolyte dielectric: (a) total gate capacitance ( $C_G$ ) and ionic conductivity, as well as (b) leakage current ( $I_G$ ) through the electrolyte. Reproduced with permission from Jiang *et al.*, IEEE Electron Device Lett. 33, 65 (2012). Copyright 2012 Institute of Electrical and Electronic Engineers.

gate dielectrics allow achieving high  $C_{ox}$  values of up to  $13 \mu\text{F cm}^{-2}$ . To combine the advantageous properties of different dielectric materials, a variety of hybrid and multi-layer materials have been utilized as gate dielectrics for flexible n-type vacuum-processed metal oxide semiconductor TFTs. These include:  $\text{TiO}_2$  with  $\text{HfO}_2$ ,<sup>157</sup> PVP- $\text{Al}_2\text{O}_3$ ,<sup>152</sup> or PVP with methylcyclohexane (pp-MCH) and  $\text{Al}_2\text{O}_3$ ,<sup>172</sup>  $\text{SiN}_x$  with  $\text{SiO}_x$ ,<sup>135,144</sup> tri-layer stacks like  $\text{TiO}_2$  sandwiched between  $\text{SiO}_2$  or  $\text{TiO}_2$  sandwiched between  $\text{HfO}_2$ ,<sup>154</sup> as well as P(VDF-TrFE) with  $\text{Al}_2\text{O}_3$ .<sup>146</sup> Finally, an interesting approach is constituted by the use of a paper substrate as gate dielectric.<sup>77,79,186,208</sup> Although the paper thickness is as high as  $75 \mu\text{m}$ , a  $C_{ox}$  value of  $4 \times 10^{-4} \text{ F m}^{-2}$  was achieved.<sup>79</sup> This is because the dielectric properties are determined by an arbitrary serial and parallel combination of discrete fiber capacitors within the paper substrate. The large choice concerning possible dielectrics results in a big variety of published  $C_{ox}$  values ranging from  $1.2 \times 10^{-4} \text{ F m}^{-2}$  measured for an organic layer<sup>165</sup> up to  $1.3 \times 10^{-1} \text{ F m}^{-2}$  for a solid electrolyte.<sup>184</sup> Finally, ZnO was sandwiched between two layers of  $\text{Al}_2\text{O}_3$  to create a charge trapping layer in the gate dielectric, leading to non-volatile memory TFTs.<sup>139</sup>

*d. Contacts.* This class of materials includes metals and other conductors employed to fabricate gate and source/drain electrodes. Since the gate contact of a TFT (and in general of a FET) does not need to conduct a significant amount of current, the material is, in general, selected to achieve a high






FIG. 10. Transfer characteristics of flexible IGZO TFTs fabricated using different gate metals: chrome (Cr), titanium (Ti), copper (Cu), and platinum (Pt), all exhibiting similar electrical performance. Reproduced with permission from Münzenrieder *et al.*, in *Proc. of Eur. Solid-State Device Res. Conf. (ESSDERC)* (2013), pp. 362–365. Copyright 2013 Institute of Electrical and Electronic Engineers.

compatibility with the TFT fabrication process. This issue was also addressed by a direct comparison between different gate metals like chromium (Cr), titanium (Ti), copper (Cu), and platinum (Pt).<sup>84</sup> Fig. 10 displays the corresponding transfer characteristics showing that although the work function of the various gate metals is different, their influence on the electrical performance of IGZO TFTs is minor.<sup>84</sup> Consequently, a variety of different metals: silver (Ag),<sup>189</sup> Al,<sup>59,132,149,153,174,178,202,204</sup> Au,<sup>38,136,167</sup> Cr,<sup>23,81,84,113,140,141,143,150,151,179,182,183</sup> Cu,<sup>84,92,145,146</sup> molybdenum (Mo),<sup>41,82,132,137,138,148,163,164,166,173</sup> nickel (Ni),<sup>152,172</sup> Pt,<sup>84</sup> Ti,<sup>84,90,106,114,144,147,169</sup> as well as AlNd,<sup>156,158,168</sup> molybdenum titanium (MoTi),<sup>155</sup> and tantalum nitride (TaN) metal alloys have been used as gate contacts.<sup>154,157,170</sup> Especially for BG TFTs, the adhesion of the gate contact to the flexible substrate appears to be the main concern. To this aim, Cr and Ti show good results, whereas Cr often suffers from a high built-in strain.<sup>90</sup> Multi-layer metals offer, in general, a compromise between good adhesion and high conductivity, especially in the case of Ti/Au,<sup>23,96,181</sup> Ti/Cu,<sup>135</sup> Cr/Au,<sup>174</sup> or Ti/Au/Ti gate stacks.<sup>162</sup> Besides metals and metal alloys, ITO,<sup>29,69,78,80,135,139,165,177,180,184,188,205</sup> IZO,<sup>77,79,133,160,208</sup> In<sub>2</sub>O<sub>3</sub>,<sup>171</sup> and aluminum zinc oxide (AZO) have been used to fabricate transparent gate contacts.<sup>93,134</sup> Furthermore, dual-layers of metal and ITO<sup>40</sup> or IZO have also been employed.<sup>142</sup> As regards source/drain electrodes, the material has to provide a high conductivity and at the same time a small contact resistance with the active layer. Moreover, also other properties like adhesion or transparency need to be considered. These requirements resulted in the use of different metals: Al,<sup>77,149,152,154,157,165,170,172,179,208</sup> Au,<sup>38,167</sup> Cu,<sup>147</sup> Mo,<sup>41,82,137,138,148,164,168</sup> palladium (Pd),<sup>145</sup> and Ti,<sup>90,93,144,169</sup> whereas Mo and Ti seem to exhibit the lowest specific contact resistance  $R_C$ . At the same time, a big variety of multi-layer contacts have been developed to combine the advantageous properties of different materials; recent examples are: Ti/Au,<sup>59,69,81,84,113,140,141,143,146,150,151,181–183</sup> Ni/Au,<sup>79</sup> Mo/Al,<sup>166,173</sup> Cr/Au,<sup>114</sup> Mo/AlNd,<sup>156</sup> Cr/Au/Cr,<sup>92</sup> Mo/Al/Mo,<sup>153</sup> Ti/Au/Ti,<sup>162</sup> or Ti/IZO.<sup>142</sup> Regarding transparent source/drain contacts, only ITO<sup>29,78,80,106,139,155,158,177,180,188,189,202,204,205</sup> and IZO have been used.<sup>160,171,184</sup> Finally, contacts based on Ti (drain) and graphene (source) in combination with a VTFT structure have been published.<sup>96</sup>

*e. Passivation layers.* The performance of BG TFTs can be improved by depositing a final back channel passivation layer. This can lead to the following advantages:

- (I) An increase of the environmental and electrical stability of the TFTs by a reduced interaction between semiconductor and atmosphere (in particular, less interaction of the active layer with oxygen and water).
- (II) An encapsulation of the TFTs from a mechanical point of view.
- (III) A protection of the devices during post-processing steps like the fabrication of additional devices, such as organic light emitting diodes (OLEDs) or touch screens.

To simplify the fabrication process, it is quite common to passivate the device using the same material already used for the gate dielectric. Furthermore, Al<sub>2</sub>O<sub>3</sub> passivation layers are widely used because of the low oxygen transmission rate (OTR) of  $\approx 1.26 \times 10^{-4}$  mol/(m<sup>2</sup> day) and WVTR rate of  $\approx 6.61 \times 10^{-2}$  mol/(m<sup>2</sup> day) (both measured for a 8 nm thick Al<sub>2</sub>O<sub>3</sub> layer on PET).<sup>90</sup> Al<sub>2</sub>O<sub>3</sub> passivation layers result in BG metal oxide semiconductor TFTs with significantly improved stability, compared with unpassivated devices.<sup>80,81,84,113,114,140,143,150,151,179</sup> For similar reasons, also SiO<sub>2</sub>,<sup>164,166,168,173</sup> SiO<sub>x</sub>,<sup>133,156</sup> and TiO<sub>2</sub> have been used.<sup>157</sup> Additionally, organic layers such as photoresist,<sup>103,153</sup> SU8,<sup>78,158,205</sup> tetraoctadecane,<sup>152</sup> and polychloroprene in combination with Al<sub>2</sub>O<sub>3</sub> have been utilized to passivate flexible n-type vacuum-processed metal oxide semiconductor TFTs.<sup>23</sup>

## 2. Fabrication techniques

The fabrication of flexible n-type vacuum-processed metal oxide semiconductor TFTs employs standard semiconductor fabrication tools. Nevertheless, the large variety of available substrates with different physical and chemical properties has led to the use of a wide range of different techniques. These include several approaches to handle the flexible substrates, as well as to deposit and structure the various device layers.

*a. Substrate preparation.* The choice of the substrate is important, since it limits the maximum allowed temperature, as well as the typology of chemicals that can be used during the fabrication process. At the same time, the mechanical properties of the flexible support also determine the way how the substrate can be handled. Up to now, free-standing flexible substrates have been widely employed.<sup>93,96,134,145,154,156,157,165,172,178,180,184,188,189,209</sup> Free-standing foils are a natural choice for the fabrication of flexible devices because they are compatible with large-scale substrates and future roll-to-roll processes. Furthermore, the mechanical robustness of free-standing foils results in an insensitivity against mechanical shocks. At the same time, free-standing substrates also present the following drawbacks:

- (I) They have to be sufficiently thick and stable to be mechanically handled with tweezers.

- (II) They can suffer from expansion caused by temperature gradients or by the absorption of solvents.
- (III) They have to be temporarily attached to a rigid carrier at least during the use of standard photolithographic tools.

One way to simplify the use of photolithographic tools like mask aligners or spinners is to bond the flexible foil to a glass or silicon wafer for the complete fabrication process.<sup>40,41,132,136,139,153,158–160,163,166–170,173,174,202,204</sup> This can either be done using native adhesion forces or utilizing an additional adhesive. Alternatively, a flexible foil can also be mechanically fixed on particularly designed holders using metallic clamps.<sup>162</sup> In alternative to flexible substrates manufactured independently from the TFTs, it is also possible to create the flexible substrate by covering a host substrate with a polymer using either evaporation,<sup>80,81,141</sup> spin, slot or blade coating techniques.<sup>23,39,133,135,137,142,144,147,155,161,164,179</sup> The advantages of these fabrication techniques based on a rigid support are a high compatibility with the standard fabrication processes on Si or glass wafers, a reduction of the expansion of the substrate during the manufacturing process, as well as the possibility to realize devices on very thin ( $\approx 1\ \mu\text{m}$ ) substrates. After the TFT fabrication is completed, the flexible foils or thin deposited polymer layers carrying the devices can be separated from the rigid support using: (1) mechanical peeling,<sup>38,142,155,158,161,164,166,168,179</sup> (2) a low adhesion releasing layer,<sup>133,144</sup> (3) a supporting laser,<sup>137</sup> or (4) a sacrificial layer between the host carrier and the polymer.<sup>78,80,81,141,147</sup> To this regard, a direct comparison of different releasing methods by Lin *et al.* showed that mechanical peeling of the flexible substrate from the hosting carrier wafer can lead to deformation and cracking of the TFTs in case of high adhesion forces between the polymer and the carrier.<sup>144</sup> To increase the mechanical stability or to realize electronic devices on alternative surfaces, thin flexible substrates have also been transferred and attached to a new carrier like PI or organic tissues.<sup>38,39,78,80,81,141</sup> Finally, it is also possible to fabricate TFTs directly on a rigid carrier coated with a sacrificial layer and subsequently transfer only the devices onto a flexible substrate.<sup>38,78,82,205</sup> In addition to the different handling possibilities, the substrate preparation typically includes a heat treatment step prior to the device fabrication itself. In the case of fabrication on free-standing plastic foil or foil bonded to a host substrate, the substrate is backed at high temperatures (around 200 °C) for several hours, to remove trapped residual liquids.<sup>84,90,92,106,113,114,132,143,145,146,151,152,170,172,182,209</sup> This step allows also pre-shrinking flexible substrates which are not permanently attached to a rigid support.

*b. Deposition methods.* Besides the standard criteria used for thin-film deposition techniques on Si or glass wafer (e.g., homogenous and dense layers), there are extra requirements which are especially important for the realization of flexible devices. These include:

- (I) Low temperatures, compatible with the thermal resistance of the employed flexible substrates.

- (II) A sufficient adhesion of the deposited materials to the substrate, in order to prevent a possible delimitation of the layers, especially when the substrate is bent.
- (III) Finally, the strain built in the deposited materials has to be small enough to allow good mechanical properties (e.g., bendability) of the final devices.

The predominant technique to deposit n-type vacuum-processed metal oxide semiconductors is sputtering. RF and RF-magnetron sputtering have been used to deposit IGZO,<sup>23,80–82,96,132,134–136,139,145,147,152,155,156,202,208</sup> IZO,<sup>184</sup> GZO,<sup>188</sup> and ZnO.<sup>59,78,177,178,180</sup> Furthermore, IGZO was also deposited by DC sputtering<sup>133,137,153,160,168</sup> and pulsed DC sputtering.<sup>40</sup> The advantages of sputtering are the large availability of sputter tools, the low temperature (typically room temperature) deposition, as well as the good adhesion and dense structure of the final layers. Additionally, sputter tools offer several opportunities to optimize the layer properties, by adjusting the power and/or the sputtering pressure. Also, reactive sputtering using different concentrations of Argon (Ar) and O<sub>2</sub> has been used to adjust the oxygen content in the metal oxide semiconducting active layer.<sup>41,59,69,79,133,134,136,142,144,149,154–157,159,170</sup> An even better control of the stoichiometric composition of IGZO is possible by using co-sputtering techniques based on an IZO and a Ga<sub>2</sub>O<sub>3</sub> target.<sup>158</sup> Among all the n-type metal oxide semiconductors, ZnO is the only one that can be deposited by ALD,<sup>93,139,182,183</sup> plasma enhanced atomic layer deposition (PEALD),<sup>179</sup> and PLD.<sup>29,181</sup> Even if ALD has the advantage that the layers are conformal, the process is slow and less prone to variations of the chemical composition.

The deposition of insulating layers to realize gate dielectrics, passivation, or barrier layers aims at a high  $\epsilon_r$ , a low pinhole density, and a good sidewall coverage. This is why conformal deposition techniques are particularly well-suited: ALD<sup>23,41,80,81,139,140,145–147,152,155,162,172,178,183,202,204,209</sup> and PEALD of Al<sub>2</sub>O<sub>3</sub>,<sup>179</sup> ALD of HfO<sub>2</sub>,<sup>177</sup> as well as plasma-enhanced chemical vapor deposition (PECVD) of SiO<sub>2</sub>,<sup>78,82,133,135,137,144,148,156,164,165,171,173,188,205</sup> SiN<sub>x</sub>,<sup>134,135,142,144,159,160,171</sup> SiO<sub>2</sub>:P,<sup>184,189</sup> but also organic pp-MCH.<sup>172</sup> These depositions are, in general, done at temperatures between 150 °C and 200 °C. Sputtering also results in comparably conformal layers and has therefore been used to deposit Y<sub>2</sub>O<sub>3</sub>,<sup>69</sup> SiO<sub>2</sub>,<sup>40,174</sup> and HfO<sub>2</sub>,<sup>180</sup> whereas PLD has only been employed to grow Y<sub>2</sub>O<sub>3</sub>.<sup>29</sup> Although evaporation of metal oxides requires high temperatures, different dielectrics (Al<sub>2</sub>O<sub>3</sub>,<sup>59</sup> HfLaO,<sup>170</sup> SiO<sub>2</sub>,<sup>154</sup> TiO<sub>2</sub>,<sup>154,157</sup> and HfO<sub>2</sub>) have been deposited by electron-beam evaporation.<sup>157</sup> Besides the mentioned vacuum-deposition techniques, high-quality Al<sub>2</sub>O<sub>3</sub><sup>153,168</sup> or Al<sub>2</sub>O<sub>3</sub>:Nd gate dielectrics have also been grown anodizing a metallic gate.<sup>158</sup> Finally, organic layers, in particularly PVP,<sup>152,165,172</sup> chicken albumen,<sup>204</sup> or P(VDF-TrFE), have been spin coated.<sup>132,136,146,149,167</sup>

As regards the deposition techniques of conductive materials, we have to distinguish between metals and transparent metal oxide conductors. Metals are typically deposited using e-beam evaporation,<sup>23,80–82,106,136,145–147,152,174,208,209</sup> thermal evaporation,<sup>149,152,157,165,167,178,179,202,204</sup> or sputtering.<sup>96,135,137,144,148,153–158,166,168,170,173,174,189</sup> Among these

techniques, the most common is evaporation, due to the non-conformal shape of the resulting layers that is beneficial for subsequent lift-off processes. Non metallic but transparent metal oxide conductors have been fabricated by sputtering (ITO,<sup>78,80,106,135,139,155,158,165,188,189,202,204,205</sup>  $\text{In}_2\text{O}_3$ ,<sup>171</sup> AZO,<sup>134</sup> and IZO<sup>77,79,133,160,171</sup>), by e-beam evaporation (ITO<sup>177</sup>) or by PLD (ITO<sup>29</sup>). It is worth mentioning that also graphene monolayers grown by chemical vapor deposition (CVD) and transferred to a flexible PET substrate can be employed, as reported by Liu *et al.*<sup>96</sup>

Some of the presented deposition procedures (e.g., from Li and Jackson<sup>179</sup> or Cherenack and Tröster<sup>182</sup>) are designed in a way that the semiconductor and the gate dielectric can be deposited with the same tool.<sup>179,182</sup> In this way, it is possible to avoid the surface contamination caused by breaking the vacuum and transferring the sample to another tool. However, there is no clear evidence in literature that breaking the vacuum necessarily leads to a degenerated device performance.

*c. Layer structuring.* As for the structuring of layers on rigid wafers, patterning of thin-films on flexible substrates is mainly done by etching and lift-off processes. However, the definition of flexible structures needs to be adapted to the mechanical and chemical properties of the substrates. Since the most common substrates, in particular, PI foils, are resistant to standard photolithographic chemicals, UV lithography is widely used.<sup>40,81,82,96,147,152,153,155–157,160,161,163,168,179,204</sup> Employing etching and lift-off processes allows realizing flexible structures with lateral feature size down to  $1\ \mu\text{m}$ .<sup>106</sup> If the chosen substrate is not resistant to chemicals (e.g., photoresists, developers, and/or strippers) and if feature sizes  $\gg 1\ \mu\text{m}$  are sufficient, shadow masking can be used.<sup>59,132,135,162,165,170,172,189,208</sup> Shadow mask structuring does not require any photoresist baking step and allows therefore preventing unintended annealing of the devices, as well as undesired thermal load of the substrate leading to subsequent expansion. The problem of substrate expansion is illustrated by the fact that a  $7.6\text{ cm} \times 7.6\text{ cm}$  large PI substrate undergoes an expansion of  $\approx 25\ \mu\text{m}$  (in each direction) during a  $150^\circ\text{C}$  TFT fabrication process.<sup>114</sup> Due to this expansion, tolerances of  $\approx 10\ \mu\text{m}$  on the photolithographic masks are necessary, limiting thus the minimum feature sizes that can be achieved. In particular, special care needs to be taken during the alignment of the source/drain contacts to the gate electrode, which can result in large total overlap lengths  $L_{\text{OV},\text{TOT}}$  and therefore low transit frequency  $f_T$  (see Equation (1.8)). The problem of source/drain contacts misaligned with respect to the gate electrode is practically shown in Fig. 11 for a flexible IGZO TFT. A solution to misalignment caused by thermally induced substrate expansion is constituted by self-aligned lithography. Due to the transparency of the majority of flexible substrates, the photoresist can be structured using back-side exposure and predefined opaque patterns (e.g., metallic BG contacts).<sup>106,114,209</sup> In this way, there is no need for tolerances on the photolithographic masks and feature sizes down to  $0.5\ \mu\text{m}$  are possible.<sup>209</sup> Fig. 11 displays a direct comparison of TFTs fabricated using standard and self-aligned lithography. Furthermore, by using




FIG. 11. Micrographs of flexible IGZO TFTs fabricated on free-standing PI foil using standard or self-aligned (SA) lithography to align and structure the source/drain (S/D) contacts relative to the BG. Misalignment due to substrate deformation calls for tolerances limiting the minimum feature size, whereas self-alignment enables smaller TFTs. Reproduced with permission from Appl. Phys. Lett. **105**, 263504 (2014). Copyright 2014 AIP Publishing LLC.

a TG configuration with metallic gate contacts, it is also possible to self-align  $\text{SiO}_2$  gate dielectric to Mo gate electrodes in an RIE process.<sup>137</sup> This approach has the additional advantage that the RIE plasma increases the conductivity of the active layer (IGZO) in the contact areas.<sup>137</sup> Similarly, TG IGZO devices with highly conductive IGZO source/drain electrodes self-aligned to Mo gate contacts can be realized by PECVD-growing a  $\text{SiN}_x$  after the TG patterning.<sup>138</sup> Here, this  $\text{SiN}_x$  layer allows increasing the conductivity of IGZO in the contact area (not covered by the TG electrode) and thereby forming SA S/D electrodes.<sup>138</sup>

*d. Device configuration.* For flexible n-type vacuum-processed metal oxide semiconductor devices, the four main TFT configurations (see Sec. 1B) have been employed:

- (I) The most common TFT geometry is the BG,<sup>40,80–82,147,152,153,156,160,161,163,166,168,174,179,208</sup> either coplanar (Fig. 4(a)) or staggered (Fig. 4(b)). Some groups have also reported BG TFTs employing a continuous conductive bottom gate (either a metallic substrates or a metallic deposited layer).<sup>180,184,189</sup>
- (II) TG structures (Figs. 4(c) and 4(d)) have also been utilized,<sup>29,38,59,136,142,144,146,147,149,155,159,167,178,202,204</sup> especially in combination with fragile gate dielectrics that does not survive extensive processing and/or chemicals [e.g., P(VDF-TrFE)].
- (III) DG TFTs (Fig. 4(d)) have been used to improve the TFT DC performance, as well as the device environmental stability.<sup>90,106</sup>
- (IV) Finally, also flexible VTFTs (Fig. 4(e))<sup>92,93,96</sup> and QVTFTs with short channel lengths (down to  $300\text{ nm}$  (Ref. 145)) and reduced device footprint have been presented.

### 3. Electrical properties

One of the main reasons why flexible metal oxide semiconductor TFTs have received an increasingly amount of attention in the last years is their electrical performance,






FIG. 12. Typical transfer (a) and output (b) characteristic of a flexible IGZO TFT. Reproduced with permission from Münzenrieder *et al.*, IEEE Trans. Electron Devices **59**, 2153 (2012). Copyright 2012 Institute of Electrical and Electronic Engineers. Performance parameters extracted from the shown data are: field-effect mobility  $\mu_{FE} = 15.1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , threshold voltage  $V_{TH} = 1.0 \text{ V}$ , sub-threshold swing (SS) = 102 mV/dec, and current on/off ratio  $I_{ON}/I_{OFF} = 9.5 \times 10^8$ , resulting in a specific transconductance  $g_m/W$  (at  $V_{GS} = 5 \text{ V}$ ) of  $2.02 \text{ S m}^{-1}$ .

which is superior to other flexible TFT platforms, especially organic and a-Si technologies (see Table I). A typical transfer and output characteristic of a flexible n-type vacuum-processed metal oxide semiconductor TFT (in this case based on IGZO) are plotted in Fig. 12. The DC performance parameters of the shown device are given in the figure caption. The best DC performance parameters ever reported for flexible n-type vacuum-processed metal oxide semiconductor devices include: a  $\mu_{FE}$  of  $76 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,<sup>154</sup> a SS as low as 69 mV/dec,<sup>90</sup> and an  $I_{ON}/I_{OFF}$  up to  $2 \times 10^{10}$ .<sup>84</sup> Furthermore, a wide range of positive and negative threshold voltage values have been presented, illustrating that it is possible to realize both enhancement and depletion mode TFTs.<sup>152,168</sup> Even if the AC performance of flexible TFTs is an important parameter (e.g., for analog integrated circuits), the transit frequency is rarely measured and reported. As explained in Section IB and shown in Fig. 13, the transit frequency  $f_T$  can be directly measured by extracting the small signal current gain  $H_{21}$  of the devices.

A few direct measurements of the transit frequency of flexible n-type vacuum-processed metal oxide semiconductor TFTs resulted in values in the MHz regime,<sup>113,114,209,210</sup> with the highest  $f_T$  value of 135 MHz reported for a flexible self-aligned IGZO TFT (Fig. 13).<sup>114</sup> The demonstrated frequency values show that metal oxide semiconductor TFTs can already be used for applications like flexible radio-frequency identification (RFID) tags or amplitude modulation (AM) radios.




FIG. 13. Frequency characterization of the fastest flexible metal oxide semiconductor TFT: (a) photograph of a bent device contacted with ground-signal-ground (GSG) probes and connected to a network analyzer; (b) frequency-dependent small signal current gain ( $H_{21}$ ) extracted from S-parameter measurements, with corresponding extracted transit frequency  $f_T$ . Reproduced with permission from Münzenrieder *et al.*, IEEE Trans. Electron Devices **60**, 1 (2013). Copyright 2013 Institute of Electrical and Electronic Engineers.

*a. Device optimization.* Numerous techniques have been proposed to improve the electrical performance of flexible n-type vacuum-processed metal oxide semiconductor TFTs, ranging from material and process engineering to device structure modifications. Table II presents an overview of the performance of recently published flexible n-type vacuum-processed metal oxide semiconductor TFTs. Each of the devices shown in Table II yields at least one of the best performance parameters ever reported for flexible n-type vacuum-processed metal oxide semiconductor TFTs.


These results have been possible thanks to several optimization approaches:

- (I) The probably simplest way to influence the device performance is to expose the TFTs to high temperatures either during or after the fabrication process. Annealing at or around  $200^\circ\text{C}$  is a common way,<sup>40,82,132,134–137,152,153,155,156,158,160,165,168,208</sup> whereas temperatures above  $260^\circ\text{C}$ <sup>159</sup> are not possible due to the limited thermal resistance of the majority of the (polymeric) substrates. Nevertheless, flexible glass and metal substrates allow higher annealing temperatures of  $300^\circ\text{C}$ ,<sup>156,160</sup>  $330^\circ\text{C}$ ,<sup>205</sup> and even  $400^\circ\text{C}$ .<sup>174</sup> An investigation of the influence of annealing on e-beam evaporated  $\text{TiO}_2$  gate dielectrics showed that for annealing temperatures below  $200^\circ\text{C}$ , the  $I_G$  only weakly depends on the temperature but decreases by approximately one order of magnitude if the annealing temperature is increased to  $300^\circ\text{C}$ .<sup>154</sup> Besides traditional post-deposition annealing of thin-films, also the deposition of metal oxide semiconductors at high temperatures influences the performance. Fig. 14 shows TFTs based on IGZO deposited at elevated temperatures.<sup>168</sup> In this case,



TABLE II. Set of performance parameters extracted from recently demonstrated flexible n-type vacuum-processed metal oxide semiconductor TFTs. Each line includes the best performance parameter ever reported (highlighted in **bold**).

	Mobility ( $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ )	Threshold voltage (V)	Sub-threshold swing (mV/dec)	Current on/off ratio	Transit frequency (MHz)	Channel length ( $\mu\text{m}$ )	Substrate thickness ( $\mu\text{m}$ )	Bending radius (mm)	Strain (%)	Bending cycles
IGZO TFT with stacked titanium oxide gate dielectric <sup>154</sup>	<b>76</b>	0.5	129	$1 \times 10^3$	...	32	....	15	0.43	...
DG IGZO TFT <sup>90</sup>	8.5	0.95	<b>69</b>	$2 \times 10^9$	...	10	50	5	0.55	...
BG IGZO TFT <sup>84</sup>	15.3	1	126	<b><math>2 \times 10^{10}</math></b>	...	60	50	1.9	1.4	1
SA IGZO TFT <sup>114</sup>	7.5	0	130	$2 \times 10^9$	<b>135</b>	0.5	50	3.5	0.72	1
Quasi-vertical IGZO TFT <sup>145</sup>	0.2	1.5	400	$1 \times 10^4$	1.5	<b>0.3</b>	50	5	0.48	1
IGZO TFT on mechanically active substrate <sup>23</sup>	17	0.6	165	...	...	15	<b>0.7</b>	<b>0.025</b>	...	1
IGZO TFT with hybrid buffer layer <sup>202</sup>	15.5	4.1	200	$5 \times 10^9$	...	...	125	3.3	<b>1.89</b>	10.000
IGZO TFT on island structures <sup>137</sup>	14	...	...	$1 \times 10^7$	...	4	17	1	...	<b>100.000</b>

FIG. 14. Transfer characteristics of flexible IGZO TFTs fabricated without annealing (1#), with post annealing at 150 °C (2#), and with IGZO deposited at 150 °C (3#). Reproduced with permission from Xiao *et al.*, in *12th IEEE Int. Conf. on Solid-State Integr. Circuit Technol. (ICSICT)* (2014), pp. 1–3. Copyright 2014 Institute of Electrical and Electronic Engineers.

sputtering of IGZO at 150 °C results in slightly higher  $\mu_{\text{FE}}$  compared with untreated or post-annealed (at 150 °C) TFTs.

Nevertheless, while increased temperatures definitely improve the performance<sup>168</sup> and the stability of single TFTs,<sup>153,160</sup> there is no clear trend showing that annealed TFTs always exhibit better performance (e.g., higher  $\mu_{\text{FE}}$ ) than non-annealed one. One explanation could be the fact that TFTs are often exposed to an indirect annealing at elevated temperatures during the fabrication process (e.g., during the deposition of passivation layers at high temperatures around 150 °C).<sup>113,179</sup> The same trend also applies for room temperature fabricated devices with unspecified temperatures employed during the photolithographic steps.<sup>29,77,154,181,188</sup> Even TFTs fabricated by shadow masking by Erb *et al.* with at least two elevated temperature steps during and after the IGZO deposition resulted in reasonable  $\mu_{\text{SAT}}$  and  $I_{\text{ON}}/I_{\text{OFF}}$  of  $4.6 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$  and  $1 \times 10^5$ , respectively.<sup>162</sup> A more uncommon approach was used by Park *et al.*, who significantly increased the  $\mu_{\text{FE}}$  of ZnO TFTs (from  $0.2 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$  to  $1.5 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ ) by using microwave annealing at a frequency of 2.45 GHz and a power of 700 W for 15 min.<sup>178</sup>

(II) Another effective way to improve the TFT performance and stability is the optimization of the semiconductor that can be realized by adjusting the oxygen content in the sputter atmosphere and/or employing dual-layer semiconductors. Flexible GZO TFTs, for example, exhibit an optimized current on/off ratio if an O<sub>2</sub> content of 25% is used during the semiconductor deposition.<sup>188</sup> A study by Nag *et al.* showed how TFTs with dual-layers of IGZO with different thicknesses and different amounts of O<sub>2</sub> allow precisely controlling the charge carrier density.<sup>41</sup> In this case, it was demonstrated that TFTs with dual-layers (7 nm IGZO with 0% O<sub>2</sub>/15 nm IGZO with 5% O<sub>2</sub>) result in enhanced performance, if compared with devices with 20 nm single-layer of IGZO.<sup>41</sup> At the same time, if compared with single-layer TFTs, dual-layer IGZO devices exhibit also improved stability, as displayed in Fig. 15.<sup>41</sup> Dual-layers of IZO deposited in gradient O<sub>2</sub> ambient have been used to fabricate semiconducting (4% or 7% O<sub>2</sub>) and low resistance IZO layers (0% O<sub>2</sub>).<sup>184</sup> The resulting flexible TFTs (Fig. 16) show a strong dependency of the  $\mu_{\text{FE}}$  and  $V_{\text{TH}}$  on the sputtering conditions. Finally, Marrs *et al.* demonstrated flexible dual-layer TFTs (with IGZO at the interface with the dielectric and with highly doped IZO close to the source/drain contacts) yielding improved stability and effective mobility.<sup>173</sup>

(III) Also, the choice of the gate dielectric plays a key role in the TFT optimization, by directly influencing the specific gate dielectric capacitance (and therefore also the drain current and the sub-threshold swing) of the device. One possibility to improve  $C_{\text{ox}}$  is the use of multi-layer gate dielectrics with good interface quality, such as HfO<sub>2</sub>/TiO<sub>2</sub>, PVP/TiO<sub>2</sub>, SiO<sub>2</sub>/SiN<sub>x</sub>, and HfO<sub>2</sub>/TiO<sub>2</sub>/HfO<sub>2</sub>.<sup>144,152,154,157</sup> Another approach to increase the  $C_{\text{ox}}$  while keeping the advantageous interface properties of Al<sub>2</sub>O<sub>3</sub> is the use of thin (10 nm) Al<sub>2</sub>O<sub>3</sub> grown by ALD.<sup>90</sup> Additionally, ferroelectric gate dielectrics, either P(VDF-TrFE),<sup>149,167</sup> Al<sub>2</sub>O<sub>3</sub> in combination with chicken albumen<sup>204</sup> (see Fig. 8), or Al<sub>2</sub>O<sub>3</sub>/P(VDF-TrFE) stacks,<sup>146</sup> can be used to generate a gate hysteresis of up to several volts in the TFT transfer characteristics. Fig. 17 displays the




FIG. 15. Threshold voltage shift ( $\Delta V_{TH}$ ) caused by positive and negative gate bias stress for TFTs with a single-layer [20 nm in 3% oxygen ( $O_2$ )] or dual-layer (7 nm in 0%  $O_2$ /15 nm in 5%  $O_2$ ) IGZO semiconductor ( $W/L = 140 \mu\text{m}/5 \mu\text{m}$ ). Reproduced with permission from Nag *et al.*, J. Soc. Inf. Disp. **21**, 129 (2013). Copyright 2013 John Wiley and Sons.




FIG. 16. Transfer characteristics of TFTs with different indium zinc oxide (IZO) active layers: device A (30 nm IZO in 4%  $O_2$  + 30 nm IZO in gradually decreasing  $O_2$  ambient), device B (30 nm IZO in 7%  $O_2$  + 30 nm IZO in gradually decreasing  $O_2$  ambient), and device C (30 nm IZO in pure Ar ambient). Reproduced with permission from Zhou *et al.*, IEEE Electron Device Lett. **34**, 888 (2013). Copyright 2013 Institute of Electrical and Electronic Engineers.

transfer curve of a flexible IGZO TFT with  $Al_2O_3$ /P(VDF-TrFE) gate dielectric, showing how the gate hysteresis allows realizing a non-volatile 1-bit memory element.<sup>146</sup>

- (IV) The use of a suitable passivation layer can lead to TFTs with enhanced stability, as well as performance. A direct comparison of TFTs with and without a  $TiO_2$  passivation layer has been reported by Hsu *et al.*<sup>157</sup> Hsu *et al.* showed that a  $TiO_2$  capping layer on BG IGZO TFTs increases the  $\mu_{FE}$  from  $10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  to  $61 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . Such improvement has been attributed to the larger electron accumulation caused by the higher electric field under the high- $\epsilon_R$   $TiO_2$  capping layer.
- (V) Even if the barrier layer has no direct impact on the TFT performance, its barrier and surface properties can influence the final device. TFTs with  $SiO_2$ ,  $SiN_x$ ,




FIG. 17. Hysteretic transfer characteristic of a flexible IGZO TFT with an  $Al_2O_3$ /poly(vinylidene fluoride-trifluoroethylene) [P(VDF-TrFE)] multi-layer hybrid gate dielectric. Reproduced with permission from Petti *et al.*, IEEE Trans. Electron Devices **61**, 1085 (2014). Copyright 2014 Institute of Electrical and Electronic Engineers.

or  $SiN_x$  in combination with  $AlO_x$  (10 nm or 100 nm) buffer layer have been compared by Ok *et al.*<sup>155</sup> In their work, Ok *et al.* showed that  $SiN_x/AlO_x$  dual-layer barriers yield better water and hydrogen diffusion barriers and therefore improved device performance, if compared with TFT with single buffer layers ( $SiN_x$  or  $SiO_2$ ).<sup>155</sup> Similarly, flexible IGZO TFTs fabricated on PEN using  $3 \mu\text{m}$  organic TR-8857-SA7 + 50 nm  $Al_2O_3$  dual-layer result in superior performance compared with those manufactured on PET with a single  $3 \mu\text{m}$  thick TR-8857-SA7 layer or without buffer layer.<sup>202</sup>

- (VI) Finally, the device geometry can be adjusted to achieve significant improvements in the electrical performance. First, it is worth mentioning that BG TFTs (Figs. 4(a) and 4(b)) provide a generally better performance if compared with TG devices (Figs. 4(c) and 4(d)). Indeed, the average  $\mu_{FE}$  of all the flexible n-type vacuum metal oxide semiconductor BG TFTs cited in this subsection is  $16.6 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , while the corresponding value for TG devices is only  $12.7 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . Although this comparison is not entirely valid since the values are not normalized for the different channel materials, these two average numbers highlight the better interface quality of BG TFTs, compared with TG ones. On the other side, DG architectures (Fig. 4(e)) exhibit by a factor of  $\approx 2$  larger effective gate area,<sup>90,106</sup> which results in a total gate capacitance increased by the same factor, as shown in Fig. 18.

The increased gate capacitance  $C_G$  leads to a larger transconductance  $g_m$ , as demonstrated in Fig. 18(b), where flexible DG and BG IGZO TFTs are compared. Since  $g_m$  and  $C_G$  increase simultaneously, there is no significant effect on the TFT AC performance (see Equation (1.8)).<sup>106</sup> Nevertheless, DG structures also influence the threshold voltage, and the increased  $C_G$  enabled the smallest published SS of 69 mV/dec.<sup>90</sup> DG architectures present also an increased effective gate to source/drain overlap and hence reduced  $R_C$  from




FIG. 18. Flexible DG IGZO TFTs: (a) total gate capacitance ( $C_g$ ), and ratio between the  $C_g$  of a DG TFT and the corresponding BG reference TFT and (b) transconductance ( $g_m$ ) of DG and BG TFTs for different values of the over-bias voltage ( $V_{GS}-V_{TH}$ ). The insets in (a) and (b) show the measurement setup and the DG device cross-section, respectively. Reproduced with permission from Münzenrieder *et al.*, Solid-State Electron. **84**, 198 (2013). Copyright 2013 Elsevier.

205 k $\Omega$   $\mu$ m to 165 k $\Omega$   $\mu$ m (if compared with the corresponding BG TFT reference structures).<sup>106</sup> Furthermore, the  $\mu_{FE}$  of DG TFTs can be either reduced (because of more interface scattering caused by additional process steps, and therefore less clean interfaces) or increased (because of less interface scattering caused by the reduced lateral electric field) if compared with the corresponding BG TFTs.<sup>106</sup> Which of these effects is dominant varies across literature. To realize fast and flexible TFTs, devices with small feature sizes (especially short channel lengths) need to be fabricated. Since the realization of short channels on flexible substrates can be challenging, two alternative concepts based on vertical device geometries have been developed: flexible metal oxide semiconductor VTFTs (Fig. 4(f))<sup>92,93,96</sup> and QVTFTs.<sup>145</sup> Both device structures are characterized by the fact that the channel is oriented out of the plane with respect to the substrate.<sup>145</sup> This is realized by depositing an insulating layer between the source and the drain contacts (the so called spacer), whose thickness defines the channel length. Thereby, channels as short as 300 nm are possible.<sup>145</sup> Unfortunately, VTFTs and QVTFTs often suffer from a bad interface quality, a high contact resistance, and a large overlap capacitance.<sup>92,145</sup> Therefore, only transit frequencies below 1.5 MHz have been possible with such vertical structures.<sup>92,145</sup> Nevertheless, VTFTs have great potential for applications where a small footprint is required. Flexible n-type vacuum-processed metal oxide semiconductor TFTs with both short channels and small overlap capacitance have been manufactured using self-alignment techniques. In particular, flexible




FIG. 19. Transit frequency  $f_T$  of flexible IGZO TFTs with different values of channel length ( $L$ ) and total overlap length between gate and source/drain ( $L_{OV}$ ) fabricated by conventional ( $L_{OV}$  of 15  $\mu$ m and 5  $\mu$ m) and self-aligned ( $L_{OV}$  of 1.5  $\mu$ m) lithography. The inset displays the geometrical parameters. Reproduced with permission from Appl. Phys. Lett. **105**, 263504 (2014). Copyright 2014 AIP Publishing LLC. Reproduced with permission from Münzenrieder *et al.*, IEEE Trans. Electron Devices **60**, 1 (2013). Copyright 2013 Institute of Electrical and Electronic Engineers.

self-aligned IGZO TFTs ( $L = 500$  nm and  $L_{OV,S} = L_{OV,D} = L_{OV} = 1.55$   $\mu$ m) have enabled the realization of the highest  $f_T$  of 135 MHz (see Fig. 13) ever reported for flexible metal oxide semiconductor devices.<sup>114,209</sup> The same self-alignment approach has been also used to fabricate flexible DG IGZO TFTs with two self-aligned gates ( $L = 7.5$   $\mu$ m and  $L_{OV} = 1$   $\mu$ m), yielding an  $f_T$  of 5.6 MHz.<sup>106</sup> The influence of the channel scaling, together with the use of different source/drain to gate overlaps, is shown in Fig. 19. The graph displays the transit frequency (extracted from S-parameter measurements) of flexible IGZO TFTs fabricated with conventional lithography ( $L_{OV}$  of 15  $\mu$ m and 5  $\mu$ m) and self-alignment ( $L_{OV} = 1.5$   $\mu$ m). The positive effect of the reduced device dimensions is evident. At the same time, Fig. 20 shows how the overlap length-dependent contact resistance of TFTs limits the impact of further channel scaling on the device  $f_T$ . Therefore, significantly higher frequency values call for a reduction of the specific contact resistance.<sup>209</sup>

*b. Modeling.* Besides the optimization of the electrical properties itself, it is also important to model the TFT behavior prior to the fabrication.

Device modeling is not only essential for the design and simulation of complete circuits but it also allows predicting the influence of TFT scaling, as well as of any device layout modification. Flexible IGZO TFTs have been modeled using I-V data measurements and artificial neural networks (ANNs), such as multi-layer perceptron (MLP), radial basis functions (RBFs), and least squares-support vector machine (LS-SVM).<sup>211</sup> Among these ANN approaches, MLP seems to be the most suitable methodology since it provides the best trade-off between accuracy and complexity.<sup>211</sup> Nevertheless, these ANN-based techniques have only been used to simulate the static and quasi-static behavior of TFTs with  $L \geq 10$   $\mu$ m.<sup>211</sup> One possibility to simulate both DC and AC performance of TFTs with channel lengths down to 6  $\mu$ m was presented by Zysset *et al.*, who proposed a level 61 HSpice model (AIM Spice level 15 model).<sup>212</sup> The drawback of the model presented by Zysset *et al.* is that no testing on






FIG. 20. Channel and overlap length-dependent calculation of the transit frequency of flexible IGZO TFTs (verified by S-parameter measurements): the calculation for a real TFT includes the influence of the parasitic overlap capacitance ( $C_{OV}$ ) and the contact resistance ( $R_C$ ), as compared with the ideal case (no  $C_{OV}$  and  $R_C$  considered). The extrapolation to short channel lengths shows the dominant influence of contact resistance on the TFT transit frequency. Reproduced with permission from Appl. Phys. Lett. **105**, 263504 (2014). Copyright 2014 AIP Publishing LLC.




FIG. 21. Flexible IGZO TFTs: measured output characteristic (average of four TFTs with  $W/L = 50 \mu\text{m}/50 \mu\text{m}$ ) and corresponding curve simulated with a HSpice level 3 model. Reproduced with permission from Perumal *et al.*, IEEE Electron Device Lett. **34**, 1391 (2013). Copyright 2013 Institute of Electrical and Electronic Engineers.

the channel scaling has been provided. A more complete model was presented by Perumal *et al.*, who reported the simulation of flexible IGZO TFTs based on a level 3 HSpice template.<sup>213</sup> Fig. 21 demonstrates the successful simulation of the TFT DC performance parameters. Additionally, also the AC performance parameters, including the S-parameters of flexible IGZO TFTs, have been simulated.<sup>213</sup> Finally, an analytical model including also the contact resistance and the gate dielectric capacitance of flexible IGZO TFTs has been reported.<sup>106</sup> This model has been used to analyze the influence of scaling (channel and overlap length) on the TFT transit frequency (see Fig. 20), allowing also a prediction on the scalability of current flexible IGZO TFT technology. In this model, flexible TFTs with channels as short as  $0.5 \mu\text{m}$  have been simulated.<sup>106</sup>

#### 4. Mechanical properties

A complete set of performance parameters of flexible TFTs cannot be limited to the electrical characteristics but needs to deal also with the mechanical properties. To fully




FIG. 22. (a) Flexible TFT substrate attached to a metallic rod using double-sided tape and contacted with standard probe tips. Reproduced with permission from Münzenrieder *et al.*, IEEE Trans. Electron Devices **59**, 2153 (2012). Copyright 2012 Institute of Electrical and Electronic Engineers. (b) Automated custom-built bending tester with a mounted flexible device; in this case, the TFT is permanently connected to a parameter analyzer. Reproduced with permission from Münzenrieder *et al.*, in Proc. of Eur. Solid-State Device Res. Conf. (ESSDERC) (2013), pp. 362–365. Copyright 2013 Institute of Electrical and Electronic Engineers.

describe the mechanical properties of flexible n-type vacuum-processed metal oxide semiconductor TFTs, issues like induced strain, maximum strain resistance, influence of strain on the electrical properties, as well as role of mechanical fatigue need to be thoroughly addressed.

*a. Bendability.* Bending is the most common technique employed to induce strain in flexible TFTs. This is mainly because bent thin-film devices enable many applications such as rollable displays, smart labels, seamless and embedded patch-like systems, electronic textiles, and implantable electronic devices for medical equipment. While rollable displays, smart labels, as well as embedded patch-like systems can be realized using flexible TFTs with minimum bending radii in the centimeter range, smart electronic textiles call for much smaller radii in the sub-millimeter regime.<sup>214</sup> On the other side, medical applications need thin-film devices that can adapt to the human body, e.g., to a human hair which exhibits a radius of  $\approx 50 \mu\text{m}$ . Flexible n-type vacuum-processed metal oxide semiconductor TFTs, especially based on IGZO active layers, bent to different radii have been characterized by many research groups.<sup>39,80,96,132–135,139,152–161,179–181,184,204,208,215</sup> As illustrated in Fig. 22(a), mechanical bending tests are, in general, performed by winding the flexible TFTs substrate around cylindrical rods. At the same time, some research groups have also developed automated bending testers like the one shown in Fig. 22(b), which can be used to perform multiple bending and re-flattening cycles,<sup>133,137,139,152,153,161,179,215</sup> as well as to characterize the TFTs at arbitrary bending radii while the devices are connected to a parameter analyzer.<sup>150</sup> The approach based on the bending tester allows carefully controlling the applied strain during the entire measurement and in some cases also ensures a permanent and reliable contact between the TFTs and the characterization equipment.



Independently of the measurement setup, flexible n-type vacuum-processed metal oxide semiconductor TFTs can be bent down to  $50\ \mu\text{m}$  in the case of tensile (outward) bending<sup>80</sup> and down to  $25\ \mu\text{m}$  for compressive (inward) bending.<sup>23</sup> Nevertheless, it has to be mentioned that because of difficulties in contacting the devices while being inward bent, bending in compressive direction is not very common. As visible from Table II, the maximum strain values do not only depend on the minimum bending radii, but also on the device layers and thicknesses. Since the calculation of the mechanical strain in a multi-layer system can be complex, different equations have been used to estimate numerical values of the strain induced by bending. One of the most common approximation is the following:<sup>216</sup>

$$\epsilon = \left( \frac{1}{R} \pm \frac{1}{R_0} \right) \times \frac{t_S + t_D}{2} \times \frac{\frac{Y_D}{Y_S} \left( \frac{t_D}{t_S} \right)^2 + 2 \frac{Y_D}{Y_S} \frac{t_D}{t_S} + 1}{\frac{Y_D}{Y_S} \left( \frac{t_D}{t_S} \right)^2 + \frac{Y_D}{Y_S} \frac{t_D}{t_S} + \frac{t_D}{t_S} + 1}, \quad (2.1)$$

where  $R$  is the bending radius,  $R_0$  is the initial bending radius caused by the built-in strain (has to be added if the built-in strain is in the opposite direction as the induced strain, elsewhere subtracted),  $t_D$  and  $t_S$  are, respectively, the thicknesses of the substrate and of the device, and  $Y_S$  and  $Y_D$  are the Young's moduli of the substrate and the device, respectively. The highest strain values at which flexible n-type vacuum-processed metal oxide semiconductor TFTs have been able to operate include 1.89%,<sup>139,202</sup> (tensile direction) and  $-0.6\%$  (compressive direction).<sup>146</sup> In addition to one-time bending tests, also the TFT resistance to mechanical fatigue caused by repeated bending and re-flattening cycles has been investigated. In particular, tensile bending cycles up to 100.000 have been reported,<sup>137,152</sup> while repeated compressive bending tests have been limited to 24 cycles.<sup>151</sup> While the majority of the published bending measurements have only confirmed the functionality of the devices at a given bending radius or after repeated bending cycles, other more sophisticated experiments have focused on the influence of strain on the electrical TFT performance. In the majority of the cases (for IGZO TFTs), bending results in a increase of the drain current under tensile bending and in a decrease of the drain current under compressive strain. At typical tensile strain of  $\approx 0.5\%$ , the  $I_D$  changes are caused by an increase of the  $\mu_{FE}$  by  $\approx 2.5\%$  and by a decrease of the  $V_{TH}$  by  $\approx 20\text{--}200\text{ mV}$ . At the same time, compressive strain of  $\approx 0.5\%$  causes  $\mu_{FE}$  and  $V_{TH}$  changes around  $\approx -2\%$  and  $\approx 10\text{--}150\text{ mV}$ , respectively.<sup>84,90,144,148,150,151,156,172</sup> The opposing effect of tensile and compressive bending on the DC performance of flexible IGZO TFTs is visualized in Fig. 23. Furthermore, also the influence of repeated cycles of bending and re-flattening on the characteristics of flexible IGZO TFTs (measured while flat) has been analyzed.<sup>151</sup> The effect of long-term bending depends on the repetition duration.<sup>151</sup> Nevertheless, bending cycles nearly always lead to a decreased  $I_D$ , probably due to the formation of micro-cracks on a short time scale (already after 24 bending cycles).<sup>151</sup> However, also cyclic tensile/compressive bending results in




FIG. 23. Transfer characteristic of a flexible IGZO TFT measured while flat and subsequently bent in tensile and compressive direction. The inset displays an enlargement on the strain-induced shifts. Reproduced with permission from Münzenrieder *et al.*, IEEE Trans. Electron Devices **58**, 2041 (2011). Copyright 2011 Institute of Electrical and Electronic Engineers.

parameter shifts similar to those observed for tensile/compressive one-time tests (see Fig. 23).<sup>143,151,152,179</sup> The observed threshold voltage and mobility shifts induced in flexible IGZO TFTs under tensile/compressive bending have been explained by an increase/decrease of the carrier density caused either by the creation of oxygen vacancies<sup>160</sup> or by a change of the electronic structure.<sup>151</sup> These effects (together with the above mentioned values) are only valid if the IGZO TFTs are bent within the mechanically elastic region, whereas bending to smaller radii induces cracks that cause permanent parameter shifts or even device failure.<sup>84,143,152,182</sup> At the same time, it has to be mentioned that other groups have also observed no effect or even an opposing influence of mechanical bending.<sup>149,180,181</sup> These partially contradictory observations (concerning both the direction and the magnitude of strain-induced changes) can be explained by a number of additional factors that need to be considered:

- (I) Illumination can have a significant effect on bending measurements. Even if the illumination condition is not reported in the majority of the published bending experiments, it is important to take into account the combined light-strain effect, especially for the fabrication of flexible optical displays. A direct comparison of flexible IGZO TFTs bent while in darkness and under illumination is shown in Fig. 24. Without illumination, the  $\mu_{FE}$  and  $V_{TH}$  change by  $+3.1\%$  ( $-1.8\%$ ) and  $-15\text{ mV}$  ( $+19\text{ mV}$ ), respectively, under tensile (compressive) strain  $\epsilon$  of  $\approx \pm 0.3\%$ .<sup>151</sup> Under an illumination of  $90\text{ lx}$ , the  $\mu_{FE}$  varies by  $+14.8\%$  ( $-3.7\%$ ) and the  $V_{TH}$  changes by  $-110\text{ mV}$  ( $+37\text{ mV}$ ) under tensile (compressive) bending.<sup>151</sup> Additionally, also the relaxation behavior is different: a full recovery of the parameters is possible only if the devices are bent in darkness.<sup>151</sup> It is important to underline that illumination only influences the magnitude of the measured parameter shifts, whereas the sign depends on the direction of bending (tensile or compressive). Additionally, Park *et al.* have recently reported a similar study on the combined effect of mechanical bending, illumination, and bias stress in flexible IGZO TFTs.<sup>135</sup>




FIG. 24. Saturation field-effect mobility ( $\mu_{FE}$ ) variation (a) and threshold voltage variation ( $\Delta V_{TH}$ ) (b) of flexible IGZO TFTs for tensile and compressive strain ( $\epsilon$ ):  $\epsilon > 0$  and  $\epsilon < 0$ , respectively. The TFTs are either measured in darkness or while illuminated. Reproduced with permission from Münzenrieder *et al.*, IEEE Trans. Electron Devices **58**, 2041 (2011). Copyright 2011 Institute of Electrical and Electronic Engineers.

- (II) In short-channel TFTs ( $L \lesssim 5 \mu\text{m}$ ), the channel resistance ( $R_{CH}$ ) can become comparable to the contact resistance, as well as to the resistance of the interconnection lines. Therefore, also the strain sensitivity of the, generally metallic, contacts (and not only of the metal oxide semiconductor) can influence the response of the TFTs under applied mechanical bending.<sup>113</sup>
- (III) Device encapsulation can move the neutral bending axis above the TFT layers, leading to an effective compressive strain induced even if tensile bending is applied.<sup>140</sup> A similar effect can also occur if the strain built-in in the device layers is larger than the strain induced by bending.<sup>90,151</sup> In both cases, strain-induced parameter shifts with an opposite algebraic sign are observed.
- (IV) The geometry of the TFTs can also influence their strain sensitivity. While BG and TG IGZO TFTs, in general, exhibit the parameter shifts described above, DG IGZO TFTs show exactly the opposite behavior.<sup>209</sup> A direct comparison of flexible BG and DG IGZO TFTs bent in tensile direction resulted in a  $\mu_{FE}$  and  $V_{TH}$  shift of +2% and -75 mV for BG TFTs, but in shifts of -7% and +25 mV in the DG case,

respectively.<sup>90</sup> Similarly, IGZO VTFTs exhibit  $\mu_{FE}$  and  $V_{TH}$  shift between -2% and -5% and +100 mV and +130 mV while strained by +0.5%.<sup>92,145</sup> Here, the Poisson effect leads to the fact that tensile bending results in compressive strain in the device channel.

- (V) The influence of repeated bending cycles combined with the specific relaxation behavior causes a time sensitivity of the TFTs during bending experiments. At the same time, different groups also use diverse time scales to apply mechanical bending, with time differences spanning up to 1 h.<sup>158</sup>
- (VI) Furthermore, extensive bending beyond a certain strain value (which delimits the elastic with the inelastic region) can lead to the formation of micro-cracks in different material layers.<sup>84,143</sup> These cracks can be hardly visible and do not necessarily result in device failure. Nevertheless, TFTs with micro-cracked layers can present different device parts disconnected from each other and therefore exhibit a reduced W/L ratio, as well as a worst electrostatic control over the channel. In these cases, a decrease of the  $I_D$  together with an increase of the  $I_{OFF}$  (under both tensile and compressive bending) is observed.
- (VII) Finally, the influence of the electrical stress induced by measuring the devices repeatedly during the bending tests needs also to be taken into account. On one hand, it has been reported that the parameter variations caused by mechanical stress (especially cyclic bending) are in the same order of magnitude as the shifts caused by electrical stress (standard gate bias stress measurements).<sup>151</sup> On the other hand, gate bias stress (positive and negative) induces basically the same shifts, regardless if IGZO TFTs are strained, bent to different tensile radii (down to 40 mm),<sup>160</sup> or cycled between flat (radius of 15 mm) and bent state for up to 10.000 repetitions.<sup>155</sup>

Also, the influence of bending on the AC performance of flexible IGZO TFTs has been analyzed.<sup>113,114</sup> The AC performance, in particular, the  $f_T$ , is mainly determined by the transconductance  $g_m$  and the gate capacitance  $C_G$  of the TFTs (see Equation (1.8)). On one side,  $g_m$  increases under tensile bending due to the increased  $\mu_{FE}$  and decreased  $V_{TH}$ . On the other side, tensile bending also increases the  $C_G$  (typically by 1%-2% for 0.5%-1% tensile strain), due to an increased area, decreased  $t_{ox}$ , and increased carrier density under bending. Due to the simultaneous increase of  $g_m$  and  $C_G$ , the transit frequency remains basically unchanged.

Additionally, it is also important to predict and simulate the strain sensitivity of TFT (as well as circuits) prior to fabrication, in order to optimize the devices and reduce the strain-induced performance variations as much as possible. One step in this direction was done by Ma *et al.*,<sup>217</sup> who included strain-induced  $\mu_{FE}$  variations into a HSpice-based flexible circuit analyzer. Furthermore, purely mechanical simulations of flexible n-type vacuum-processed metal oxide semiconductor TFTs have also been reported. In particular, COMSOL multiphysics has been used to model strain-stress

curves, as well as von Mises stress induced by tensile, compressive, and torsional forces.<sup>218</sup> Based on these mechanical models, IGZO and graphene active layers show similar performance. Moreover, also device failure due to crack formation has been predicted by a finite element method (FEM). The FEM simulations have been used for flexible IGZO TFTs to identify device areas prone to stress localization under tensile and compressive bending<sup>219</sup> or simulate the strain of a PVP/Al<sub>2</sub>O<sub>3</sub> hybrid gate dielectric.<sup>152</sup> Finally, the mechanical stress induced in IGZO TFTs roll-transferred onto a flexible PDMS substrate has also been calculated by Sharma *et al.*<sup>205</sup>

*b. Improvement of bendability.* As already mentioned, sub-millimeter bending radii are necessary for many novel applications (e.g., smart textiles and implantable and imperceptible medical devices). While TFTs bending radii of several millimeters or even centimeters can be obtained easily,<sup>106,134,135,145,147,152,153,155–158,160,161,178,179,204,208</sup> smaller curvatures are more complicated to be achieved.<sup>23,80,96,140</sup> There are two main approaches to enhance the device bendability: either improving the TFT flexibility or reducing the mechanical strain induced by bending. In particular, the TFT flexibility can be enhanced with the following techniques:

- (I) The most obvious way is to increase the ductility of the different device layers. An investigation of flexible IGZO TFTs with different metals used as BG (see Fig. 10) showed that the device bendability scales with the ductility of the gate. Flexible IGZO TFTs using Cr (thin film rupture strain  $\epsilon_r \approx 0.5\%$ ), Ti ( $\epsilon_r \approx 2\%$ ), Pt ( $\epsilon_r \approx 4\%$ ), or Cu ( $\epsilon_r \approx 4.5\%$ ) BG exhibit average bendabilities of 4.2 mm, 2.4 mm, 2.2 mm, and 1.9 mm radii, respectively.<sup>84</sup>
- (II) Another promising approach consists of replacing the brittle ceramic gate dielectrics (e.g., Al<sub>2</sub>O<sub>3</sub>) with more ductile polymers. For example, P(VDF-TrFE) can be used without additional insulating layers and results in TFTs with good electrical and mechanical performance.<sup>149</sup> The use of PVP in combination with 20 nm, 30 nm, or 40 nm thick Al<sub>2</sub>O<sub>3</sub> confirmed that 40 nm thick Al<sub>2</sub>O<sub>3</sub> yields a reduced mechanical stability.<sup>152</sup> It is also worth mentioning that a comparison of TG TFTs with 25 nm Al<sub>2</sub>O<sub>3</sub> or 100 nm P(VDF-TrFE) in combination with 10 nm Al<sub>2</sub>O<sub>3</sub> resulted in an increase of the minimum bending radius from 4 mm to 4.7 mm.<sup>146</sup> Therefore, the gain in ductility offered by polymeric dielectrics has to be compared with the increase in thickness and therefore strain (see Equation (2.1)) of the entire device stack.
- (III) Although all the n-type vacuum-processed metal oxide semiconductors employed for flexible TFTs have a similar chemical composition, their mechanical properties can vary significantly. If amorphous IGZO TFTs are compared with nano-crystalline ZnO TFTs (Fig. 25), the flexible IGZO devices exhibit considerably higher bendability ( $\approx 5$  mm instead of  $\approx 15$  mm).<sup>183</sup> The worst bendability of ZnO can be explained by its piezoelectric properties, which lead




FIG. 25. Evolution of the linear ( $\mu_{LIN}$ ) and saturation ( $\mu_{SAT}$ ) mobilities of flexible IGZO and zinc oxide (ZnO) TFTs under tensile bending. Reproduced with permission from Cherenack *et al.*, IEEE Electron Device Lett. 31, 1254 (2010). Copyright 2010 Institute of Electrical and Electronic Engineers.

to the creation of an electric field under the applied strain. The so-formed electric field can subsequently significantly influence the TFT performance. Furthermore, the grain boundaries in ZnO can act as nucleation points for micro-cracks.

- (IV) Also, the source/drain materials can influence the TFT mechanical properties. A study by Chien *et al.* reported that IGZO TFTs with IZO/Ti source/drain contacts yield better electrical performance and are less sensitive to mechanical bending (down to 3 mm) if compared with devices with only Ti electrodes.<sup>142</sup>
- (V) The ductility of flexible IGZO TFTs can also be increased by reducing the device area, and thereby the number of micro-cracks induced by repeated cycles of bending and re-flattening cycles.<sup>161</sup>
- (VI) Another way to increase the TFT ductility can be achieved by aligning the devices relative to the strain. Fig. 26 shows that bending parallel to the IGZO TFT channel increases the carrier mobility until the devices are destroyed above  $\epsilon \approx 0.7\%$ .<sup>143</sup> Perpendicular bending only slightly increases the  $\mu_{FE}$  for small strain values ( $\epsilon \approx 0.3\%$ ) but leads to a strong  $\mu_{FE}$  degradation if the strain is further increased. The higher sensitivity of TFTs to perpendicular bending (compared with parallel) is caused by a significantly higher cracking probability in this direction (remember that generally  $W > L$ ).<sup>143</sup> This is also confirmed by Hong, Mativenga, and Jang, who reported flexible IGZO TFTs with  $L > W$  showing a reduced cracking formation for cyclic bending in the perpendicular direction.<sup>161</sup> A similar experiment performed with ZnO TFTs showed no significant difference for parallel and perpendicular cyclic bending,<sup>179</sup> which can be probably explained by the low strain values always  $\leq 0.07\%$ .

Alternatively, the strain induced by bending can be reduced using the following techniques:






FIG. 26. Influence of bending parallel and perpendicular to the channel (and therefore to the current flow) in flexible IGZO TFTs. Parallel bending increases  $\mu_{FE}$  until the TFT is permanently destroyed at  $\epsilon \approx 0.7\%$ . Perpendicular bending increases  $\mu_{FE}$  for  $\epsilon \leq 0.3\%$  but results in a strong  $\mu_{FE}$  degradation if the strain is further increased. Reproduced with permission from Münzenrieder *et al.*, IEEE Trans. Electron Devices **59**, 2153 (2012). Copyright 2012 Institute of Electrical and Electronic Engineers.

- (I) The strain induced by bending is inversely proportional to the bending radius and approximately proportional to substrate thickness (see Equation (2.1)). Given the same maximum strain (TFT strain resistance), thinner substrates directly lead to smaller bending radii. Although thin substrates can be difficult to handle and require more complicated fabrication processes, n-type vacuum-processed metal oxide semiconductor TFTs manufactured on a  $0.7\ \mu\text{m}$  thick hydrogel/PI hybrid substrate,<sup>23</sup>  $1\ \mu\text{m}$  thick parylene,<sup>80,141</sup>  $5\ \mu\text{m}$  thick glass,<sup>179</sup> and  $15\ \mu\text{m}$  thick PI<sup>161</sup> have been reported. Fig. 27 shows a flexible IGZO TFTs fabricated on a  $1\ \mu\text{m}$  thick parylene membrane while wrapped around a human hair (radius of  $50\ \mu\text{m}$ ). Due to the thin substrate, the devices are fully operational at  $50\ \mu\text{m}$  tensile bending radius, which corresponds to a strain of  $\approx 0.4\%$ .<sup>80</sup>
- (II) It is also possible to reduce the strain induced in the TFTs by placing the devices in their neutral strain axis thanks to the use of a suitable encapsulation layer. The bending performance of flexible IGZO TFTs fabricated on a  $50\ \mu\text{m}$  thick PI substrate and encapsulated with an additional  $50\ \mu\text{m}$  thick structured PI foil ( $+5\ \mu\text{m}$  epoxy glue) is shown in Fig. 28.

By encapsulating the devices, a reduction of the minimum bending radius from  $\approx 4\ \text{mm}$  to  $0.125\ \text{mm}$  was possible.<sup>140</sup> Additionally, Park *et al.* fabricated TFTs on  $17\ \mu\text{m}$  thick PI and encapsulated them between layers of PET, which enabled the bending radii down to  $1\ \text{mm}$ .<sup>137</sup> Here, different distances between the TFTs and the neutral strain axis (caused by different encapsulation layer thicknesses) have been investigated. It was confirmed that the TFTs placed on the neutral strain axis exhibit smaller performance parameter shifts than TFTs placed up to  $50\ \mu\text{m}$  away from the neutral strain axis. The drawback of this method is that the additional encapsulation layer (with similar thickness as the substrate) increases also the total stiffness of the final device. At the same time, an encapsulation is anyway necessary in order to increase the robustness of the final device for applications like flexible displays.<sup>39,40</sup>




FIG. 27. Flexible IGZO TFTs on a  $1\ \mu\text{m}$  thick parylene membrane bent around a human hair with a radius of  $50\ \mu\text{m}$ : (a) optical micrograph and device schematic, as well as (b) transfer characteristic. Reproduced with permission from Salvatore *et al.*, Nat. Commun. **5**, 2982 (2014). Copyright 2014 Nature Publishing Group.




FIG. 28.  $\Delta V_{TH}$  and normalized  $\mu_{SAT}$  extracted for different flexible IGZO TFTs (bare, protected with scotch tape and encapsulated) bent to radii as small as  $0.125\ \text{mm}$ . Reproduced with permission from Kinkeldei *et al.*, IEEE Electron Device Lett. **32**, 1743 (2011). Copyright 2011 Institute of Electrical and Electronic Engineers.

## 5. Additional features

Electrical and mechanical performance are the two most investigated characteristics of flexible n-type vacuum-processed metal oxide semiconductor TFTs. Nevertheless, the



unique physical properties of metal oxide semiconductors also enable devices which are transparent, stretchable, dissolvable, mechanically active, and even biomimetic and biodegradable.

*a. Transparency.* Together with flexibility and stretchability, also transparency is an important requirement to seamlessly embed electronic devices into everyday objects, especially to enable applications such as electronic windshields or smart glasses. To realize transparent devices, metal oxide semiconductor TFTs are ideal candidates, due to the intrinsic transparency of the active layer and of nearly all available gate dielectrics (both metal oxides and polymers). To fabricate an entirely transparent device, also the metallic (and therefore opaque) gate and source/drain contacts have to be replaced by transparent conductors. To manufacture transparent conductors, ITO is the most commonly used material,<sup>29,78,80,106,135,137,139,155,158,180,188,189,202,204,205</sup> together with IZO,<sup>133,160,171,184,208</sup> AZO,<sup>93,134</sup> and  $\text{In}_2\text{O}_3$ .<sup>171</sup> Nevertheless, compared with the metallic contacts, conductive metal oxide contacts reduce the TFT bendability. An alternative to brittle metal oxide contacts is the use of graphene which combines flexibility, transparency, and high specific conductivity.<sup>96</sup> For transparent applications, it is essential that not only the device itself but also the substrate is transparent. Unfortunately, the most common material (standard PI) is only partially transparent and exhibits a yellowish to brownish color. Nevertheless, a variety of fully transparent substrates compatible with the fabrication of flexible metal oxide semiconductor TFTs are available, including: PET,<sup>29,69,96,165,171,180,184,188</sup> PEN,<sup>38,40,41,134,136,139,149,153,158,163,166–168,173,181</sup> PC,<sup>154,157</sup> transparent PI and PI-based nano silica composites,<sup>133,142,144,159</sup> parylene,<sup>80,141</sup> PDMS,<sup>78,132,147,205</sup> PVA,<sup>82</sup> and finally glass and glass-fabric reinforced composites.<sup>93,160,169,174</sup> The combination of only transparent materials in one device stack results in fully transparent devices.<sup>78,80,139,188,205</sup> To quantify the transparency of their n-type vacuum-processed metal oxide semiconductor TFTs, some groups have also measured the lucency of the devices in the visible wavelength range, reporting average transmittance values between 70% and 85%<sup>133,134,139,160,180,184</sup> for the complete device stack, as well as 80% (measured on IGZO film only)<sup>29</sup> or 85% of the devices itself in combination with  $\approx 90\%$  transmittance of the substrate.<sup>78</sup> The layout and optical performance of IGZO TFTs fabricated on thin flexible glass substrate are illustrated in Fig. 29, where a transmittance value of 80% was reported.<sup>160</sup> It is worth mentioning that, if designed and fabricated properly, transparent n-type vacuum-processed metal oxide semiconductor TFTs can also exhibit excellent mechanical properties like bendability down to radii of 50  $\mu\text{m}$ ,<sup>80</sup> and stretchability by up to 5%.<sup>78</sup>

*b. Stretchability.* To enable the integration of electronics into soft, elastic, or even 3D deformable objects, n-type vacuum-processed metal oxide semiconductor TFTs need to be also stretchable. Biomedical implants and artificial electronic skins are good examples demonstrating the need for




FIG. 29. Fully transparent IGZO TFTs fabricated on flexible glass: (a) device cross-section, (b) optical micrograph, (c) transmittance measurement, and (d) photograph of the devices bent and contacted. Reproduced with permission from Lee *et al.*, *Semicond. Sci. Technol.* **29**, 035003 (2014). Copyright 2014 Institute of Physics Publishing.

microelectronic devices yielding mechanical properties similar to human skin or other organic tissues. Skin is indeed not only bendable but also stretchable by up to 70%.<sup>81</sup> N-type vacuum-processed metal oxide semiconductor TFTs cannot be directly stretched to such large values, as they can withstand maximum strain values of 1.89%.<sup>202</sup> However, recently several approaches have been proposed to realize stretchable n-type vacuum-processed metal oxide semiconductor TFTs with the use of advanced substrates or geometries:

- (I) First of all, stretchability can be achieved by using composite elastomeric substrates. These composite substrates can be engineered in order to present a globally low elastic modulus, which is locally increased in specifically designated device islands. By limiting the strain in these stiff islands, it is possible to protect the devices from the extensive strain they are subject to during stretching. Nevertheless, it is essential to realize a smooth transition between the areas with high and low stiffness, since abrupt stiffness changes are more prone to stress localization (and therefore also to delamination during stretching). At this aim, Erb *et al.* used particle reinforcement to increase the stiffness of polyurethane (PU),<sup>162</sup> as well as to realize a smooth transition between the stiff and stretchable areas. By adding 20 vol. % of magnetically responsive anisotropic alumina microparticles, an increase of 478% of the stiffness of the PU has been achieved.<sup>162</sup> On top of this composite substrate, IGZO TFTs have been manufactured. Due to the shadow mask-based fabrication process (PU has only limited resistance against photolithographic chemicals) and the high surface roughness of around 200 nm, the IGZO TFTs show only limited device resolution and performance. Furthermore, stretching experiments of the resulting devices have not been reported. Another stretchable composite substrate with mechanically graded patches has been fabricated




FIG. 30. Elastic IGZO TFTs realized by the use of composite substrates: (a) schematic and photograph and (b) transfer characteristics (measured under different levels of global strain) of devices on a stretchable polyurethane composite substrate. Reproduced with permission from Münzenrieder *et al.*, *Adv. Electron. Mater.* **1**, 1400038 (2015). Copyright 2015 John Wiley and Sons.

by welding layers of PU-based materials with gradually increasing elastic moduli.<sup>81</sup> In this case, the elastic moduli of the layers have been adjusted at molecular, nano- and microscale by changing the concentration of the PU hard domains, laponite, and alumina platelets, respectively. The resulting elastic moduli span from 40 MPa to 5150 MPa.<sup>81</sup> Given the incompatibility also of this substrate with photolithographic chemicals, IGZO TFTs have been fabricated on a 1  $\mu\text{m}$  thick parylene membrane and afterward transferred to the reinforced islands (Fig. 30(a)). The resulting IGZO TFTs are fully functional while the substrate is strained by 300% and after 4000 cycles of stretching and relaxation. Fig. 30(b) shows the evolution of the TFT transfer characteristic under increasing global strain.

Moreover, full device operation on the 3D surface of a sphere ( $R = 14 \text{ mm}$ ) is also possible.<sup>81</sup> In addition to composite PU substrates, recently also engineered elastomeric substrates constituted by PDMS with micro-fabricated and embedded stiff SU-8 device islands have been reported.<sup>207</sup> The smooth stiff-to-soft transition between SU-8/PDMS and PDMS allows stretching the IGZO TFTs manufactured directly on the so-formed device islands to 20%.<sup>207</sup>

(II) Alternatively, stretchable TFTs can be realized using “wavy” geometries. The idea is to realize devices with mechanical properties similar to those of an accordion and at the same time mimic the behavior of human skin. To obtain such wavy devices, the elastomeric substrate needs to be wrinkled while relaxed and subsequently re-flattened during stretching. The fabrication can be done by manufacturing or transferring the TFTs onto a pre-stretched elastomeric substrate. The subsequent release of the pre-induced strain leads to the formation of out-of-plane wrinkles




FIG. 31. Elastic IGZO TFTs realized by wavy geometries: (a) visualization, (b) micrographs (taken at different stretching stages), and (c) transfer characteristics (measured for different levels of applied strain) of wavy devices. Reproduced with permission from Münzenrieder *et al.*, *Adv. Electron. Mater.* **1**, 1400038 (2015). Copyright 2015 John Wiley and Sons.

on the substrate surface. The TFTs transferred/manufactured on such “wavy” substrates do not need to be stretchable but have to survive to the harsh bending conditions they are subject to while wrinkled (typical bending radii are  $\lesssim 100 \mu\text{m}$ ). Using this approach, IGZO TFTs have been fabricated on a 1  $\mu\text{m}$  thick parylene membrane and then transferred to a pre-stretched elastomer (VHB tape from 3M) has been demonstrated.<sup>81</sup> The resulting devices are visualized in Figs. 31(a) and 31(b), where TFT operation at substrate strain of up to 210% is demonstrated (Fig. 31(c)). Finally, there is one single report on wrinkled IGZO TFTs directly fabricated on PDMS.<sup>147</sup> In this work, the PDMS has been spin coated on a Si wafer and backed at 150  $^{\circ}\text{C}$ . Due to the different CTE of the Si wafer and the PDMS, tensile strain is induced into the PDMS. The following TFT fabrication and release of the PDMS from the wafer causes a bi-directional relaxation of the PDMS of  $\approx 3.5\%$  and the formation of wrinkles in the device layers. Thanks to the so-formed wrinkles, the resulting IGZO TFTs can be stretched by up to 2.3%.

(III) It is also possible to combine wavy geometry and composite substrate.<sup>78,205</sup> In the works of Park *et al.* and Sharma *et al.*, ZnO or IGZO TFTs have been fabricated on a rigid substrate, covered with an epoxy cap and afterward transferred to a bi-axially pre-stretched PDMS substrate. Release of the pre-formed strain results in the formation of wrinkles in the inter-connection lines, while the epoxy reinforced TFTs stay flat. These devices show no significant influence




FIG. 32. Mechanically active biomimetic IGZO TFTs: (a) reversible rolling and (b) corresponding TFT output characteristic measure, while the TFTs are flat and bent in compressive direction. Reproduced with permission from Karnaushenko *et al.*, *Adv. Mater.* **27**, 6797 (2015). Copyright 2015 John Wiley and Sons.

to strain of 5%, and after more than 100 cycles of compression and stretching.

*c. Dissolubility.* Recently, also completely water-soluble metal oxide semiconductor TFTs have been demonstrated.<sup>82</sup> These devices are based on Mo contacts,  $\text{SiO}_x$  gate dielectric, and IGZO semiconductor. The fabrication takes place on a Si wafer coated with a Ni sacrificial layer; subsequently, the complete devices are transferred to a water-soluble 20 μm thick PVA substrate. The complete layer stack can be dissolved in 60 °C heated de-ionized (DI) water. The PVA substrate, for example, can be completely dissolved after 1800 s.

*d. Mechanical activity.* Karnaushenko *et al.* have recently demonstrated a unique combination of mechanical and electrical performance by fabricating IGZO TFTs on a highly cross-linked hydrogel/PI composite substrates. In this work, the hydrogel acts as a swelling layer, whereas the PI serves as a stiff and chemically robust substrate for the TFT fabrication. In response to different chemicals, the resulting devices are able to reversibly self-assemble into micro tubes with radii ranging from the millimeter range down to 25 μm. As shown in Fig. 32, the TFTs are not significantly affected by this self actuated deformation.<sup>23</sup>

### C. Flexible n-type solution-processed TFTs

In this subsection, the materials and fabrication techniques involved in the realization of flexible n-type solution-processed metal oxide semiconductor TFTs are discussed. Subsequently, the electrical performance and the mechanical properties of the resulting devices are presented.

#### 1. Materials

As already done for flexible n-type vacuum-processed metal oxide semiconductor TFTs, in the following we

describe the substrates, dielectric layers (barrier, gate dielectric, and passivation), and conductive materials (gate and source/drain) employed to manufacture flexible n-type solution-processed metal oxide semiconductor devices.

*a. Substrates.* Flexible metal oxide semiconductor TFTs fabricated by vacuum- and solution-processed processes share common substrate requirements, such as low surface roughness, flexibility, compatibility with the required process temperatures, as well as resistance against the needed solvents. Compared with vacuum processing of metal oxide semiconductors, solution-deposition techniques typically require higher temperatures ( $\geq 250^\circ\text{C}$ ). As a result, substrates with high temperature resistance ( $T_G \geq 300^\circ\text{C}$ ) are necessary. Due to their high  $T_G \approx 360^\circ\text{C}$ , PI substrates with thickness ranging from  $\approx 3$  to 50 μm are widely used.<sup>83,145,191,193,197–199,220–223</sup> Polyarylate (PAR) foils have also been employed,<sup>192,200,224,225</sup> given their good temperature stability ( $T_G \approx 330^\circ\text{C}$ ), combined with a colorless transparency in the visible range. If the semiconductor deposition is performed at lower temperatures ( $\leq 150^\circ\text{C}$ ), also PES foils ( $T_G$  around  $200^\circ\text{C}$ ) can be utilized.<sup>226</sup> In an attempt to reduce the substrate cost, especially when cost-effective high throughput fabrication processes are targeted, less expensive (but also less thermally resistance) polymer substrates like PEN<sup>190,195–197,227,228</sup> and PET<sup>76,194,229,230</sup> have been employed. Additionally, the use of paper substrates for flexible solution-processed ZnO TFTs has been investigated.<sup>229,231</sup> Finally, flexible glass substrates have been utilized to allow high annealing temperatures ( $500^\circ\text{C}$ ) in solution-processed IGZO TFTs.<sup>201</sup>

*b. Barrier layers.* The use of barrier layers for flexible n-type solution-processed metal oxide semiconductor devices is not very common. A few examples include c-PVP layers applied to planarize and smoothen the surface of PES or PI,<sup>191,226</sup> as well as PVP films utilized to reduce the surface roughness of PI foils from 3.6 nm down to 0.3 nm (root mean square).<sup>232</sup> Also, inorganic barrier layers (e.g.,  $\text{Al}_2\text{O}_3$ <sup>196</sup> and  $\text{SiO}_2$ <sup>83</sup>) have been utilized to planarize, reduce the water permeation, and improve the wettability of PI substrates. Finally, for the purpose of promoting adhesion between PI and either Cr gate contacts or various oxide materials, both  $\text{SiN}_x$ <sup>145</sup> and zirconium oxydisulfate<sup>198</sup> have been employed.

*c. Gate dielectrics.* As for flexible n-type vacuum-processed metal oxide semiconductor TFTs, also in this case metal oxide gate dielectrics grown from vacuum deposition techniques are widely used, especially  $\text{SiO}_2$ <sup>76,199,222</sup> and  $\text{Al}_2\text{O}_3$ .<sup>145,197</sup> Nevertheless, for solution-deposited metal oxide semiconductors, it is preferable to solution process also the gate dielectric, in order to further benefit from the low-cost large-area approach offered by solution-deposition processes. Within solution-processed gate dielectrics, polymeric materials are especially suitable due to the moderate annealing temperatures needed, as well as the high bendability that can be achieved.<sup>229</sup> In particular, poly(methyl methacrylate) (PMMA) and PVA gate dielectrics have been evaluated in combination with flexible solution-processed ZnO,  $\text{In}_2\text{O}_3$ , or



IZO TFTs.<sup>194,229,233,234</sup> Nevertheless, compared with metal oxide dielectrics, polymers yield a lower  $\epsilon_R$  and thus result in devices with higher operational voltages. To combine the advantages of metal oxide dielectrics and solution-processing, recently increasingly efforts have been devoted to grow metal oxide dielectrics with low temperature solution-processing techniques. Main breakthrough in this direction has been achieved by Pal *et al.*, who demonstrated the first solution-processed amorphous  $\text{Al}_2\text{O}_3$  gate dielectric on PI using an annealing temperature of only 200 °C.<sup>235</sup> Since then, many other groups reported solution-processed  $\text{Al}_2\text{O}_3$  dielectrics on flexible PI or PAR substrates.<sup>192,220,221,224</sup> Zirconium oxide ( $\text{ZrO}_2$ )<sup>191,195,198</sup> and tantalum oxide ( $\text{Ta}_2\text{O}_5$ )<sup>201</sup> are other promising metal oxide dielectrics that can be solution-processed on flexible substrates. In this context, it has been shown that the use of high- $\epsilon_R$  metal oxide dielectrics (e.g.,  $\text{Al}_2\text{O}_3$ ,  $\text{ZrO}_2$ , or  $\text{Ta}_2\text{O}_5$ ) not only allows lowering the device voltage operation but also leads to better TFT performance if compared with devices employing dielectrics with lower  $\epsilon_R$  (e.g.,  $\text{SiO}_2$ , PMMA, or PVA).<sup>83,192,195,200,224</sup> This improvement is generally ascribed to a reduction of the interfacial trap density and thus to an enhancement of the semiconductor-dielectric interface. Another promising class of dielectric materials comprises ionic liquid/gels and polymer electrolytes. As already reported in Sec. II B, electrolyte dielectrics allow achieving high  $C_{ox}$  values and therefore low operation voltage typically below  $\pm 2$  V. Examples of electrolyte gated n-type solution-processed metal oxide semiconductor TFTs have been successfully demonstrated on PEN, PI, and paper substrates.<sup>190,193,231</sup> Due to the good conformal coating, electrolyte gate dielectrics facilitate also the deposition of structured/rough metal oxide semiconductors, especially nanoparticles (NPs) and nanorods (NRs).

*d. Contacts.* The contact materials used in n-type solution-processed metal oxide semiconductor TFTs are generally similar to those employed for their vacuum-processed counterparts. Source/drain and gate electrodes are mostly made of Al and Au,<sup>145,193,231</sup> but also of transparent conducting metal oxides, such as ITO,<sup>76,83,190,196,197</sup> IZO,<sup>220,221</sup> or zinc indium tin oxide (ZITO).<sup>192</sup> In addition to the above mentioned materials, gate contacts are also made of Cr<sup>145</sup> or dual layers of Cr/Au,<sup>220,221</sup> which yield a good adhesion. Aiming towards completely solution-processed TFTs, contact materials have also been processed from solution, employing solution-processed poly(3,4-ethylenedioxythiophene) polystyrene sulfonate (PEDOT:PSS) gate electrodes<sup>193</sup> or solution-deposited ITO source/drain and gate contacts.<sup>83</sup>

*e. Passivation layers.* The application of passivation layers in flexible n-type solution-processed metal oxide semiconductor TFTs is not very common. The few available examples include  $\text{Al}_2\text{O}_3$ <sup>196,197</sup> and PMMA layers.<sup>220,221</sup> In particular, 400 nm thick PMMA layers have been utilized to encapsulate flexible solution-processed  $\text{In}_2\text{O}_3$  and IGZO TFTs fabricated on thin spin coated PI.<sup>220,221</sup> In particular, PMMA encapsulations allow reducing the mechanical stress

(and therefore crack formation) during the release of the PI foil from the rigid glass carrier.

## 2. Fabrication techniques

Like flexible n-type vacuum-processed metal oxide semiconductor TFTs, solution-processed devices employ similar fabrication techniques (especially for the substrate preparation, layer structuring, and device configuration). Main difference between vacuum and solution-processed TFTs is constituted by the deposition methods, which focus on solution-processes (for the active layers and sometimes also for the gate dielectrics and contacts).<sup>87,236,237</sup> After a brief presentation of the substrate preparation methods, the main focus is on solution-processing techniques (i.e., general remarks, deposition methods, and approaches to lower the process temperatures).

*a. Substrate preparation.* As for vacuum-processed devices, also in this case it is common to employ free-standing polymer foils with thickness of  $\geq 50 \mu\text{m}$ .<sup>145,191,193,197,199,222</sup> Alternatively, polymers can be spin coated onto a carrier substrate (thickness of  $\approx 3\text{--}18 \mu\text{m}$ ) and subsequently peeled off after the device fabrication has been completed.<sup>83,220,221</sup>

*b. General remarks on solution-processing.* Contrary to most organic semiconducting materials, typical metal oxide semiconductors are not at all or only poorly soluble in common solvents. This is why solution-processing of metal oxide semiconductors cannot occur by simply dissolving the selected materials but requires a chemical reaction (synthesis) between suitable reagents (the so-called precursors). In general, two approaches can be used to solution-deposit metal oxide semiconducting materials:<sup>236</sup> (A) The material is first synthesized and tailored into nanoparticles, nanorods, or nanowires.<sup>76,190,226,227,230,231,238</sup> These nano-scaled shapes are then dispersed in suitable solvents and subsequently deposited and dried. (B) Alternatively, the precursor solution is first deposited and then converted to the final metal oxide semiconducting material, most commonly via thermal annealing at temperatures in the range of 200 to 500 °C, or alternatively via UV irradiation.<sup>87,116,197,200,224,239</sup> The benefit of approach (A) is that the deposition is decoupled from the synthesis, and therefore also from potentially high process temperatures. Using approach (A), crystalline metal oxide semiconductors can thus be easily synthesized and further tailored through their size and shape.<sup>240</sup> There are, however, a number of drawbacks connected to approach (A). First of all, often a stable dispersion of the materials requires the use of additives or ligands (mainly insulating), which then need to be removed from the final film to improve the contact between particles.<sup>241</sup> This removal process usually involves thermal annealing above 300 °C, which is in conflict with the use of temperature-sensitive flexible substrates. Alternative, the high temperature annealing can be substituted by additional low temperature treatments such as UV irradiation, vacuum annealing, or plasma treatments, which anyway complicate the fabrication process.<sup>195,242,243</sup> Additionally, an active channel layer

constituted by nanoparticles inherently features a high number of (grain) boundaries, each one acting as a potential barrier against charge transport. Furthermore, high film porosity and roughness at the interface semiconductor/gate dielectrics have been demonstrated to be detrimental for the TFT performance.<sup>190,238</sup> The impact of residual ligands, grain boundaries, as well as interfacial roughness generally limit the carrier mobility of flexible n-type solution-processed metal oxide semiconductor NP TFTs in approach (A) to below  $1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .<sup>190,226,230,231,241</sup> Compared with NPs, NWs with lengths of several micrometer can lead to unhindered transport all over the active channel (even with only a single wire) and consequently result in drastically increased  $\mu_{\text{FE}}$  of over  $120 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ .<sup>76,227</sup> Nevertheless, difficulties of alignment and accurate placement of the NWs with respect to the source/drain electrodes are a drawback for more widespread applications. In approach (B), the conversion step takes place after the precursor deposition and therefore in direct contact with the substrate material. Depending on the precursor material, temperatures in excess of  $300^\circ\text{C}$  are typically required to achieve a full material conversion, as well as good layer properties.<sup>244</sup> The commonly high thermal budget required in approach (B) strongly limits the choice of the flexible substrates to materials such as PI<sup>145,193</sup> or PAR.<sup>192</sup> Nevertheless, recent efforts have been devoted to the reduction of the annealing temperatures required to solution-process metal oxide semiconductors (and also gate dielectrics)<sup>87,116,119,237,245</sup> which consequently allows selecting a wider range of substrate materials, including PEN,<sup>196,197,228</sup> and PET.<sup>194,229</sup>

*c. Deposition methods.* As for vacuum-processed devices, also for flexible n-type solution-processed metal oxide semiconductor TFTs, standard vacuum deposition techniques are widely used, especially to manufacture the conductive and insulating materials. To grow barrier, gate dielectrics, and passivation layers, vacuum-deposition tools like ALD (for  $\text{Al}_2\text{O}_3$ )<sup>83,145,196,197,200</sup> and PECVD (for  $\text{SiO}_2$  and  $\text{SiN}_x$ )<sup>76,83,145,199,222</sup> are commonly utilized. For source/drain and gate contact deposition, thermal and e-beam evaporation<sup>145,193,220,221,231</sup> as well as sputtering<sup>76,83,190,192,196,197,220,221</sup> are mainly employed. With regards to solution-deposition processes on flexible substrates, there are several techniques in use. For most of these techniques, both approaches (A) and (B) can be employed:

(I) Spin coating is the most common coating method used in research environments.<sup>87,237</sup> the film is formed from a liquid precursor ink as a result of the substrate's rotational motion. The layer thickness can be precisely controlled by parameters like spin speed and duration, as well as precursor concentration. Main advantages of spin coating are process simplicity and low investment costs. Additionally, spin coated films yield homogeneous and reproducible film properties. As a drawback, however, spin coating can only be carried out in batch processes and becomes more challenging when the substrate size is increased. Spin coating technique is commonly

utilized for flexible metal oxide semiconductor TFTs to grow  $\text{In}_2\text{O}_3$ ,<sup>191,197,224</sup>  $\text{ZnO}$ ,<sup>195,229,233</sup> and  $\text{IGZO}$ <sup>83</sup> active layers. Additionally, many dielectrics layers have also been spin coated on flexible substrates, such as organic PVP barrier layers<sup>191,226,232</sup> or oxide  $\text{Al}_2\text{O}_3$  and  $\text{ZrO}_2$  dielectrics.<sup>83,191,192,195,220,221,224</sup> To realize flexible fully solution-processed devices, also spin coated ITO source/drain and gate electrodes have been reported.<sup>83</sup>

(II) Drop casting is probably the simplest deposition technique in which a defined volume of solution is manually dispensed at the desired location. To control the drying behaviour of the droplet, the substrate can be kept at elevated temperatures. Subsequent annealing steps allow improving the film quality. Especially, TFTs based on nanowires<sup>227</sup> and nanorods<sup>231</sup> following approach (A) have been demonstrated with this technique.

(III) It is also possible to solution deposit metal oxide semiconductors on flexible substrates at low temperatures using hydrothermal growth. Here, the metal oxide formation takes place directly on the substrate surface during the substrate submersion in a heated precursor solution. Growth conditions can be configured to achieve compact films,<sup>194</sup> or NW growth.<sup>246</sup> The deposition time and precursor concentration define the final layer thickness.  $\text{ZnO}$  TFTs grown at  $90^\circ\text{C}$  on PET substrates have been demonstrated by Lee *et al.* using this method.<sup>194</sup>

(IV) A more sophisticated method is ink-jet printing, which is a digitally controlled drop-on-demand deposition technique. During ink-jet printing, the metal oxide semiconductor is deposited only where needed, preventing waste of material and need for subsequent patterning steps. As ink-jet patterns can easily be controlled digitally (without the need of a physical mask/template), design alterations and prototyping can be carried out easily. However, due to the patterned deposition, the ink drying conditions need to be specially controlled, in order to avoid irregularities and effects such as the coffee ring formation. Examples of ink-jet printed metal oxide semiconductors include ITO nanoparticles [approach (A)],<sup>247</sup> as well as  $\text{ZnO}$ ,  $\text{In}_2\text{O}_3$ , or  $\text{ZTO}$  from a precursor solution [approach (B)].<sup>198,239,248</sup>

(V) In the process of spray pyrolysis, a fine spray of the precursor solution is created (using an air-blast or an ultrasonic nozzle) and directed onto a heated substrate.<sup>244</sup> Given a sufficiently high substrate temperature, the precursor immediately undergoes the conversion reaction and forms the final film material. In addition to the specific precursor material and concentration, parameters such as substrate temperature, droplet size and distribution, as well as solvent type and feed rate present the toolbox to fine tune the material parameters. Good film properties of metal oxide semiconductors processed via spray pyrolysis are normally only achieved for temperatures in excess of  $300\text{--}400^\circ\text{C}$ ,<sup>87</sup> thereby ruling out plastic substrates.




FIG. 33. Flexible aerosol-jet printed ZnO TFTs: (a) device cross-section, (b) example of aerosol-jet printed ZnO pattern, and (c) and (d) complete TFT structure on PI substrate. Reproduced with permission from Hong *et al.*, *Adv. Mater.* **25**, 3413 (2013). Copyright 2013 John Wiley and Sons.

However, recent advances have enabled the realization of spray coated  $\text{In}_2\text{O}_3$  TFTs at  $250^\circ\text{C}$ <sup>249</sup> on PI substrates.<sup>145</sup> Main advantage of spray pyrolysis is the possibility to automate the spraying process, thus ensuring repeatability of the film characteristics. In addition, the spray pyrolysis deposition can be further up-scaled, and potentially run in a continuous process.

- (VI) Aerosol-jet printing combines attributes from spray pyrolysis and ink-jet printing. In aerosol-jet printing, a fine mist is created and then shaped (by an inert carrier gas and a special nozzle design), in order to allow localized and digitally controlled deposition with feature sizes in the order of a few tens of  $\mu\text{m}$  (see Fig. 33(a)). Aerosol-jet printing has recently been utilized to realize the semiconductor (ZnO), the dielectric (ionic gel), and the gate electrode (PEDOT:PSS) in flexible TFTs fabricated on PI at temperatures  $\leq 250^\circ\text{C}$  (see Fig. 33).<sup>193</sup>
- (VII) Other solution-processing techniques such as blade/bar coating, slot-die casting, gravure, or flexographic printing are traditionally more in use for organic semiconductor devices and/or solar cells. However, such techniques are currently emerging and their suitability for the fabrication of flexible metal oxide semiconductor TFTs is being investigated. For example, Leppäniemi *et al.* showed the successful flexographic printing of  $\text{In}_2\text{O}_3$  patterns on PI substrates with a maximum process temperature of  $300^\circ\text{C}$ .<sup>250</sup> Similarly, in a recent study by Lee *et al.*, the bar coating method has been employed to fabricate semiconducting (IGZO) and dielectric films ( $\text{Al}_2\text{O}_3$ ,  $\text{HfO}_2$ ) in low voltage TFTs. This technique allows precise thickness control over large areas (4 in. wafer) and, using self-assembled monolayers the creation of selective wetting contrasts, including the possibility of direct patterning during the printing process. Although full devices with good performance ( $\mu_{\text{FE}} \approx 5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  at  $380^\circ\text{C}$ ) have only been presented on rigid Si substrates, the successful film




FIG. 34. Thermogravimetric analysis of indium oxide ( $\text{In}_2\text{O}_3$ ) precursor solution showing that water requires a lower decomposition temperature if compared with 2-methoxyethanol. Reproduced with permission from Hwang *et al.*, *NPG Asia Mater.* **5**, e45 (2013). Copyright 2013 Nature Publishing Group.

formation on PI is promising in view of future optimization.<sup>251</sup>

*d. Approaches for low temperature solution-processing.* Especially for precursor-based methods [approach (B)], there is a wide range of possible techniques to reduce the temperatures needed to solution-process the materials:

- (I) First of all, the choice of the precursor material is essential. Thermogravimetric studies of different chloride, acetate, and nitrate precursors generally showed that nitrates react at the lowest temperatures.<sup>237</sup> As a consequence, indium nitrate [ $\text{In}(\text{NO}_3)_3$ ] has been used in many studies to form either  $\text{In}_2\text{O}_3$ , IZO, or IGZO at temperatures between 200 and  $300^\circ\text{C}$ .<sup>145,191,224</sup> The same applies for  $\text{Al}_2\text{O}_3$ , which can be formed from aluminum nitrate [ $\text{Al}(\text{NO}_3)_3$ ] using thermal annealing at  $200^\circ\text{C}$ .<sup>224</sup>
- (II) In addition to the precursor material itself, the selected solvent can also directly influence the conversion temperature. A study by Hwang *et al.* compared the effect of water and 2-methoxyethanol (2-ME) as solvents for  $\text{In}(\text{NO}_3)_3$  precursors.<sup>197</sup> The decomposition temperature for 2-ME was found to be  $>230^\circ\text{C}$ , whereas water only requires  $\approx 170^\circ\text{C}$  (see Fig. 34). The lower decomposition temperature of water solvent is attributed to the formation of an  $[\text{In}(\text{OH}_2)_6]^{3+}$  complex, whose relatively weak coordination bonds can be broken without excessively high annealing temperatures.
- (III) The combination of precursor and solvent is also important. To allow solution-processing of ZnO active layers at temperatures down to  $150^\circ\text{C}$ , Meyers *et al.* proposed to form zinc (Zn) ammine complexes in aqueous solution.<sup>239</sup> The precursor preparation was achieved by dissolution of Zn nitrate in water, followed by precipitation of  $\text{Zn}(\text{OH})_2$  after the addition of NaOH. Several centrifugation and washing steps






FIG. 35. Scheme of deep UV photoactivation process for low temperature solution-deposition of metal oxide semiconducting films. Reproduced with permission from Kim *et al.*, Nature **489**, 128 (2012). Copyright 2012 Nature Publishing Group. Initiated by UV photons, as spun precursor films undergo condensation reactions to form initial metal-oxide-metal framework structures (step 1). Ongoing irradiation continues the process and leads to film densification (step 2) by gradual removal of oxygen and carbon.

were applied to remove  $\text{Na}^+$  and  $\text{NO}_3^-$  ions in the solution before the final complex was created by addition of aqueous ammonia. This laborious process has been simplified by several research groups by directly dissolving  $\text{ZnO}$ ,  $\text{Zn}(\text{OH})_2$ , or  $\text{ZnO} \cdot \text{H}_2\text{O}$  powder in ammonia solution.<sup>195,222,233,252</sup> In particular, Fleischhaker, Wloka, and Hennig employed a process temperature of  $\leq 150^\circ\text{C}$  to fabricate BG ZnO TFTs on flexible PEN substrates with different polymeric dielectrics.<sup>233</sup> Interestingly, Lin *et al.* combined the Zn ammine approach with a low temperature solution-processable high- $\epsilon_R$   $\text{ZrO}_2$  gate dielectric to realize low-voltage ZnO TFTs fabricated on PEN at a maximum process temperature of  $160^\circ\text{C}$ .<sup>195</sup>

- (IV) Another possibility to lower the process temperatures is to locally induce a hydrolysis reaction on the surface of as-deposited films. This approach (so-called sol-gel on chip) has been utilized by Banger *et al.* to obtain low temperature solution-processed amorphous IZO and IGZO.<sup>253</sup> The sol-gel on chip process uses mixed metal alkoxide solutions spin coated in nitrogen ( $\text{N}_2$ ) atmosphere and subsequently annealed at  $230\text{--}275^\circ\text{C}$  under controlled water vapor environment. Nevertheless, the application of this approach on flexible substrates (even if possible due to the low processing temperatures) has not been demonstrated yet.
- (V) Another effective method to lower the temperatures of solution-processed metal oxide semiconductors is the so-called combustion chemistry approach introduced by Kim *et al.*<sup>224</sup> The idea behind combustion chemistry is to utilize an exothermic reaction that takes place inside the precursor on the as-deposited film. The locally self-generated energy is then able to further carry on the conversion reaction. In this way, only a small amount of external energy supply (i.e., a

low annealing temperature) is required to surmount the energy barrier that activates and carries out the following reaction. The precursor composition was chosen by Kim *et al.* to include a fuel component, either acetylacetone or urea, as well as metal nitrates (acting as oxidizing agents). Using this technique and limiting the annealing temperature to  $200^\circ\text{C}$ , Kim *et al.* were able to demonstrate flexible  $\text{In}_2\text{O}_3$  devices on PAR substrates.<sup>224</sup>

- (VI) Another way to create metal oxide semiconducting materials at low temperatures has been proposed by Kim *et al.*<sup>200</sup> In their work, Kim *et al.* employed a mercury lamp with peak performance at  $184.9\text{ nm}$  and  $253.7\text{ nm}$  to photo-activate an UV-absorbing precursor containing In, Ga, and Zn salts under nitrogen environment.<sup>200</sup> The authors described the process as a UV-assisted photochemical cleavage of metal alkoxide groups followed by metal-oxide-metal network formation and further densification. An unintentional heating of the substrate to  $150^\circ\text{C}$  was demonstrated to be necessary for a successful precursor conversion. The so-formed IGZO films were embedded into TFTs on PAR substrates.<sup>200</sup> Furthermore, similar UV irradiation approaches have been used for low temperature solution-processed gate dielectrics ( $\text{ZrO}_x$  and  $\text{HfO}_2$ ).<sup>195,220,254</sup> A schematical overview of the UV photoactivation process is shown in Fig. 35.
- (VII) Finally, it is possible to combine UV illumination and combustion chemistry.<sup>83</sup> In the work by Rim *et al.*, solution-deposited IGZO was formed from a precursor solution containing metal salts (necessary to grow IGZO), as well as additives of acetylacetone and ammonium hydroxide. On one hand, both additives, respectively, act as fuel and oxidizer component for the combustion reaction. On the other hand, the additives enable the formation of metal chelate complexes

TABLE III. Set of performance parameters extracted from recently demonstrated flexible n-type solution-processed metal oxide semiconductor TFTs, together with fabrication details (i.e., maximum process temperature and semiconductor deposition technique).

	Semiconductor deposition	Maximum temperature (°C)	Mobility ( $\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ )	Threshold voltage (V)	Current on/off ratio	Substrate thickness ( $\mu\text{m}$ )	Bending radius (mm)	Strain (%)	Bending cycles
ZnO NR TFT with ion-gel electrolyte gate dielectric <sup>231</sup>	Drop-casting	150	0.03	0.8	$10^2$	...	1.1	...	100
In <sub>2</sub> O <sub>3</sub> NP TFT with electrolyte gate dielectric <sup>190</sup>	Ink-jet printing	RT	0.8	0.55	$2 \times 10^3$	125	...	...	...
ZnO TFT with PVP gate dielectric <sup>229</sup>	Spin coating	200	0.09	5.4	$10^5$	12	4.3	...	10 000
ZnO TFTs with ion-gel electrolyte gate dielectric <sup>193</sup>	Aerosol-jet printing	250	1.6	0.97	$10^5$	50	25	1	10 000
Quasi-superlattice metal oxide semiconductor TFTs with ZrO <sub>2</sub> /Al <sub>2</sub> O <sub>3</sub> gate dielectrics <sup>228</sup>	Spin coating	175	11	0.5	$10^5$	...	...	...	...
In <sub>2</sub> O <sub>3</sub> TFTs <sup>145</sup>	Spray pyrolysis	250	0.2	5.29	$6 \times 10^3$	50	4	0.65	...
IGZO TFTs with Al <sub>2</sub> O <sub>3</sub> :Zr gate dielectric <sup>221</sup>	Spin coating	150	7.7	1.26	$10^9$	3	1	...	...
IGZO TFTs <sup>83</sup>	Spin coating	350	84	0.6	$10^5$	18	10	...	320

with enhanced UV absorption. Consequently, UV irradiation can be used to initiate the metal oxide semiconductor formation with the support of an exothermic combustion reaction. The authors employed the same processing scheme to solution-deposit ITO and Al<sub>2</sub>O<sub>3</sub> as contact materials and dielectric, respectively.

*e. Layer structuring.* As for flexible n-type vacuum-processed metal oxide semiconductor TFTs, similar layer structuring methods can be employed for flexible n-type solution-processed metal oxide semiconductor devices. In addition to the standard patterning methods, depending on the specific deposition technique used, additional means to structure the solution-processed layers are possible. Both ink-jet and aerosol jet printing are direct-write methods,<sup>236</sup> meaning that the liquid deposition is carried out only where desired. This reduces material waste and avoids further patterning steps. Due to the digital designs and computer controlled deposition, both ink-jet and aerosol printing allow a flexible and fast patterning. Feature sizes from a few tens up to several hundreds of microns can be easily achieved with these techniques.<sup>190,193,236,239,248</sup> Although not inherently a direct-write method, spray pyrolysis can be combined with shadow masking, as demonstrated for flexible In<sub>2</sub>O<sub>3</sub> TFTs on PI.<sup>145</sup> This technique, however, so far is limited to line widths above  $\approx 100 \mu\text{m}$ .<sup>255</sup> The specific process of combining UV illumination and combustion chemistry shown by Rim *et al.* renders irradiated areas insoluble. In this way, UV treatment through a shadow mask can be used to photopattern the layers with line widths down to  $3 \mu\text{m}$ . This deposition and patterning method (so-called direct light pattern integration) has been employed for IGZO, ITO, and Al<sub>2</sub>O<sub>3</sub> layers.<sup>83</sup> Recently, promising results of the first roll-to-roll compatible fabrication of In<sub>2</sub>O<sub>3</sub> patterns on PI substrates via flexographic printing have also been demonstrated.<sup>250</sup>

*f. Device configuration.* The majority of the reported flexible n-type solution-processed metal oxide semiconductor TFTs are fabricated in BG staggered configuration with only few devices in BG coplanar,<sup>145,196</sup> TG staggered,<sup>226</sup> or

TG coplanar setup.<sup>231</sup> Only electrolyte gated devices present a configuration where source/drain and gate electrodes are all in the same plane (in-plane configuration).<sup>190</sup>

### 3. Electrical properties

Flexible solution-processed TFTs based on n-type metal oxide semiconductors show a broad range of electrical performance parameters, depending on the materials, the deposition approaches, and the techniques, as well as the maximum process temperature. An overview of the performance parameters extracted from recently demonstrated flexible n-type solution-processed metal oxide semiconductor TFTs is presented in Table III.

First of all, the performance strongly depends on the solution-deposition approach utilized, based on nano-scaled shapes (A) or on precursors (B). As regards devices based on approach (A), a wide range of performance parameters can be obtained in dependence of the employed shape (NPs, NRs, or NWs). On one hand, flexible NP TFTs typically yield a low  $\mu_{\text{FE}} \ll 1 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ .<sup>190,226,231</sup> The limited performance of flexible NP-based devices can be attributed to the large surface roughness of flexible foils (if compared with rigid Si or glass substrates), which challenges the realization of high-quality nanoparticles. On the other hand, NWs allow realizing longer TFT channels (extending over several microns) based on long range and undisturbed crystalline metal oxide semiconductors. Therefore, flexible NW metal oxide semiconductor devices exhibit higher  $\mu_{\text{FE}}$  up to  $120 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$  (for In<sub>2</sub>O<sub>3</sub> NW TFTs on PET),<sup>76</sup> if compared with NP TFTs. Nevertheless, the random orientation and placement of NWs currently hinder their integration in large-area substrates. Especially for integration purposes, TFTs based on n-type metal oxide semiconductors solution-processed from precursors [Approach (B)] are preferable. Flexible TFT based on metal oxide semiconductor solution-processed from precursors can be roughly sorted into three main categories, according to their performance:

- (I) This group includes devices with  $\mu_{\text{FE}} \leq 1 \text{ cm}^2 \text{V}^{-1} \text{s}^{-1}$ .<sup>145,199,222,229,232,233</sup>

- (II) The second group contains TFTs with  $\mu_{FE} = 1\text{--}10\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ .<sup>191,193–197,200,220,221,223–225,250</sup>
- (III) The third and last group presents a few examples of devices with  $\mu_{FE} \geq 10\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ .<sup>83,192,201,228</sup>

It is noticeable that with only one exception,<sup>145</sup> all the TFTs in group (I) use either polymeric or  $\text{SiO}_2$  gate dielectrics, whereas all the devices in group (II) and (III) predominantly employ metal oxide gate dielectrics (e.g.,  $\text{Al}_2\text{O}_3$  and  $\text{ZrO}_2$ ) with high  $\epsilon_R$ . Due to the widespread usage of gate dielectrics with high  $\epsilon_R$  in groups (II) and (III), the device operational voltages are overall small, with threshold voltages  $\leq 5\text{ V}$ .

*a. Device optimization.* As for flexible n-type vacuum-processed metal oxide semiconductor TFTs, also in the case of flexible n-type solution-processed metal oxide semiconductor TFTs, the electrical performance can be enhanced by properly selecting the device materials and deposition processes (especially for the semiconductor and the gate dielectric), the maximum process temperature, as well as the device configuration. Additionally, for solution-processed metal oxide semiconductors, there are special approaches to improve the device performance. First of all, in the case of TFTs with nano-scaled shapes [approach (A)], several post-deposition techniques can be applied, for example, to enhance the inter-particle contact. In particular, Bubel and Schmechel used a mechanical layer compaction technique to increase the carrier mobility of ZnO NP-based TFTs from  $5 \times 10^{-5}$  to  $\approx 7 \times 10^{-3}\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ .<sup>256</sup> Another approach consists in removing the ligand layer of the nanoparticle film via plasma treatment<sup>243</sup> or UV irradiation.<sup>195</sup> Lin *et al.* used room temperature UV treatment to convert formerly unresponsive nanoparticle films into functional active layers, resulting in TFTs with a  $\mu_{FE}$  of  $\approx 10^{-3}\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ .<sup>195</sup> In the case of precursor-based metal oxide semiconductor devices [approach (B)], higher process temperature typically results in enhanced device performance.<sup>224</sup> However, a higher process temperature is only beneficial within a given material system and TFT configuration. In some cases, the choice of the semiconductor composition and of the gate dielectric is more important. For example, TFTs based on Ga-doped  $\text{In}_2\text{O}_3$  annealed at  $300^\circ\text{C}$  and  $\text{SiO}_2$  gate dielectric exhibit  $\mu_{FE} = 0.4\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ ,<sup>199</sup> whereas devices based on  $\text{In}_2\text{O}_3$  annealed at only  $150^\circ\text{C}$  and  $\text{Al}_2\text{O}_3$  gate dielectric yield  $\mu_{FE} = 7.7\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ .<sup>220</sup> Combining low temperature solution-processed  $\text{Al}_2\text{O}_3$  and combustion synthesized  $\text{In}_2\text{O}_3$  at a maximum temperature of  $225^\circ\text{C}$ , Yu *et al.* demonstrated neat crystalline  $\text{In}_2\text{O}_3$  TFTs on PAR with a  $\mu_{FE}$  as high as  $22\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$ .<sup>192</sup> Another interesting approach to realize low temperature high-performance devices has been recently reported by Lin *et al.*<sup>228</sup> In the work by Lin *et al.*, instead of relying on the bulk mobility of a specific semiconductor, multiple ultra-thin ( $\leq 10\text{ nm}$ ) layers of individual metal oxide semiconductors (either  $\text{In}_2\text{O}_3$ ,  $\text{Ga}_2\text{O}_3$  or  $\text{ZnO}$ ) were deposited in different stacking sequences to form quasi-superlattice structures. The best results were obtained using a solution-processed high- $\epsilon_R$   $\text{ZrO}_2$  gate dielectric with an active layer sequence of  $\text{In}_2\text{O}_3/\text{Ga}_2\text{O}_3/\text{ZnO}/\text{Ga}_2\text{O}_3/\text{In}_2\text{O}_3$ .<sup>228</sup> Using this approach and a maximum process temperature of  $175^\circ\text{C}$ ,




FIG. 36. Fully transparent and solution-processed IGZO TFTs on flexible PI substrate processed using direct light patterning: (a) photograph of IGZO semiconductor, ITO contacts, and  $\text{Al}_2\text{O}_3$  gate dielectric layers, and (b) scanning electron micrographs of resulting devices. Reproduced with permission from Rim *et al.*, ACS Nano **8**, 9680 (2014). Copyright 2014 American Chemical Society.

flexible TFTs with a  $\mu_{FE}$  of  $11\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  could be realized on PEN substrates. It was found that the high  $\mu_{FE}$  obtained is a result of electron confinement at the metal oxide semiconductor hetero-interfaces of the low-dimensional films. The direct light pattern (DLP) integration process proposed by Rim *et al.* has also proved to be a successful technique to realize high-performance flexible devices.<sup>83</sup> Using DLP and a process temperature of  $350^\circ\text{C}$ , fully transparent and solution-processed TFTs with IGZO semiconductor, ITO contacts, and  $\text{Al}_2\text{O}_3$  gate dielectric yielding a remarkably high  $\mu_{FE}$  of  $84\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  were fabricated (Fig. 36). Finally, another interesting improvement approach has been demonstrated by Dai *et al.*, who proposed to utilize blends of IGZO precursor and graphene nanosheets.<sup>201</sup> In this study, the graphene was shown to act as a conductive filler assisting charge transport in the IGZO active layer, and thereby increasing the drain current. By keeping the graphene concentration below the percolation threshold, only the on current increases, whilst the off current is kept low. Using this technique and high temperatures of  $550^\circ\text{C}$ , bendable IGZO/graphene TFTs with high- $\epsilon_R$   $\text{Ta}_2\text{O}_5$  gate dielectric and large  $\mu_{FE} = 73.6\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$  were realized on a thin thermally stable glass substrate.<sup>201</sup>

#### 4. Mechanical properties

Given the recent advances in low temperature solution-processing of metal oxide semiconductors, an increasing number of works on flexible n-type solution-processed TFTs has been published. However, as the field is still rather premature, often mechanical bending tests are not reported.<sup>76,190,191,194–197,200,224,228,233</sup> Nevertheless, some groups have presented single bending tests (tensile and compressive) at radii between 25 and 1 mm, as well as cyclic bending up to 10 000 cycles.<sup>83,145,192,193,199,201,220–222,225,226,229,231,232</sup> In the case of flexible TFTs with nano-scale shapes, it has been demonstrated that the application of mechanical bending causes a deformation of the particle network. In particular, tensile strain slightly increases the distance between individual particles, resulting in a lower  $\mu_{FE}$ .<sup>226</sup> For example, tensile bending at a radius of  $\leq 8.5\text{ mm}$  leads to crack formation and early device failure in ZnO NR TFTs, whereas the same devices are fully operational down to compressive bending






FIG. 37. Comparison of  $\mu_{FE}$  for TFTs based on neat crystalline  $\text{In}_2\text{O}_3$  and amorphous  $\text{In}_2\text{O}_3$ -poly(4-vinylphenol) (PVP) under different bending conditions, e.g., different tensile radii and bending cycles. Reproduced with permission from Yu *et al.*, Adv. Mater. **27**, 2390 (2015). Copyright 2015 John Wiley and Sons.

radius of 1.1 mm.<sup>231</sup> In flexible TFTs with precursor-based solution-processed semiconductors, strain-induced device failure is mainly attributed to the formation of cracks or voids in the less ductile device layers. Device failure is often caused by strain-induced breakdown in the gate dielectric layers, e.g., in  $\text{SiO}_2$  in combination with amorphous  $\text{In}_2\text{O}_3$ :Ga<sup>199</sup> or thin ZnO (8 nm)<sup>222</sup> metal oxide semiconductor. While solution-processed  $\text{Al}_2\text{O}_3$  layers can withstand up to 320 bending cycles without failure,<sup>83,192</sup> polymeric (PVP),<sup>229</sup> polymer-oxide hybrids (PVP with 15 nm  $\text{ZrO}_2$ ),<sup>232</sup> or electrolyte<sup>193</sup> gate dielectrics are fully functional up to 10 000 repetitions. The contacts can also originate device failure, especially in the case of brittle ITO electrodes. For example, Song *et al.* attributed the failure of ZnO TFTs (50  $\mu\text{m}$  PI/50 nm ITO/270 nm  $\text{SiO}_2$ /8 nm ZnO/50 nm Al) during real time bending tests (e.g., manual crumpling of the devices) to the formation of fractures in either the electrodes or the gate dielectric.<sup>222</sup> Device degradation in the active layer is mostly attributed to the use of crystalline metal oxide semiconductors,<sup>192,232</sup> or to a high number of bending cycles paired with a small bending radius.<sup>193</sup> The difference between amorphous and crystalline metal oxide semiconductors is illustrated in a study by Yu *et al.*, where crystalline  $\text{In}_2\text{O}_3$  and amorphous  $\text{In}_2\text{O}_3$ -PVP were compared (see Fig. 37).<sup>192</sup> Compared with crystalline devices, the PVP- $\text{In}_2\text{O}_3$  TFTs result in improved mechanical properties: the  $\mu_{FE}$  is reduced to  $\approx 18\%$  instead of  $\approx 98\%$  at a tensile bending radius of 10 mm. The difference in behavior is attributed to crack formation within the neat  $\text{In}_2\text{O}_3$ , whereas the doped layers remain crack free. Additionally, in the work by Dai *et al.*, it was shown that blending an IGZO precursor with graphene nanosheets allows improving the strain resistance.<sup>201</sup> While TFTs with neat IGZO result in a  $\mu_{FE}$  degradation of 70% over 100 bending cycles, the  $\mu_{FE}$  of IGZO/graphene devices only varies by 8%.

### 5. Transparency

Due to the wide band gap ( $E_g$ ) of metal oxide semiconductors, the realization of flexible and transparent n-type

solution-processed devices is well established. Aside from polyimide, common plastic substrate materials, metal oxide semiconductors, and also most of the gate dielectrics are transparent in the visible range. To fabricate fully transparent flexible TFTs, ITO or IZO electrodes need to be used.<sup>196,197</sup> Visible light transmittance of entire device stacks yields values between 76% and 81% for  $\text{In}_2\text{O}_3$ -PVP blends on PAR,<sup>192</sup> and  $\text{In}_2\text{O}_3$  NW on PET substrate,<sup>76</sup> respectively.

## III. P-TYPE OXIDE SEMICONDUCTOR TFTs

To complete the analysis of flexible metal oxide semiconductor TFTs started in Section II, in this section we present the ongoing research on flexible p-type devices based on metal oxide semiconductors. First, in Sec. III A, the available p-type metal oxide semiconducting materials are presented. Next, in Secs. III B and III C, the state-of-the-art flexible p-type TFTs based on vacuum- and solution-processed metal oxide semiconductors are reported.

### A. P-type metal oxide semiconductors

In general, p-type metal oxide semiconductors are characterized by a band gap  $E_g$  ranging from 1.3 eV to 2.7 eV,<sup>71,74</sup> high transmittance in the visible range ( $>85\%$ ),<sup>257,258</sup> and carrier density ( $N$ ) from  $10^8 \text{cm}^{-3}$  (for NWs)<sup>259</sup> to  $10^{15} \text{cm}^{-3}$  (for high-quality single crystals).<sup>73</sup> Already since 2005 when the first p-type TFT based on Zn-doped  $\text{Ga}_2\text{O}_3$  ( $\text{Ga}_2\text{O}_3$ :Zn) NWs was realized by Chang *et al.*,<sup>70</sup> it was clear that the main limitation of p-type metal oxide semiconductors is linked to their electronic structure.<sup>71</sup> As already explained in Sec. II A, the majority of metal oxide semiconductors are characterized by CBM with spatially spread metal orbitals ( $s$ ) and VBM with rather localized oxygen orbitals ( $2p$ ).<sup>71</sup> This electronic structure guarantees a good electron conduction (and therefore a large electron mobility) and at the same time a bad hole transporting path (low hole mobility due to hopping conduction).<sup>71</sup> To date, only a few metal oxide semiconductors (e.g.,  $\text{SnO}_x$ <sup>71,72,79,257,258,260–279</sup> and  $\text{Cu}_x\text{O}$ <sup>73,74,267,280–294</sup>) present a slightly different electronic structure. In particular,  $\text{SnO}_x$  is an interesting p-type semiconductor, because its VBM is formed by hybridized orbitals of localized oxygen ( $2p$ ) and spatially spread Sn metal ( $5s$ ).<sup>72</sup>  $\text{SnO}$ -based TFTs were first introduced in 2008–2009 by Ogo *et al.*,<sup>71,72</sup> with a  $\mu_{FE} = 1.3 \text{cm}^2 \text{V}^{-1} \text{s}^{-1}$  and an  $I_{ON}/I_{OFF} \approx 10^2$  (at a process temperature of 575 °C). Following extensive improvements of the deposition techniques combined with deep material analysis,<sup>257,258,260,278,295</sup>  $\text{SnO}_x$  devices with  $\mu_{FE}$  ranging from 1 to  $10 \text{cm}^2 \text{V}^{-1} \text{s}^{-1}$  can now be reliably realized at process temperatures of  $\leq 300^\circ\text{C}$ .<sup>257,271–273,276,278,279</sup> Also,  $\text{Cu}_x\text{O}$  has an interesting electronic structure, with a VBM composed by hybridized orbitals of  $\text{O}_2$  ( $2p$ ) and Cu metal ( $3d$ ).<sup>282</sup> First, p-type  $\text{Cu}_2\text{O}$  TFTs were demonstrated by Matsuzaki *et al.* in 2008 with a  $\mu_{FE} = 0.26 \text{cm}^2 \text{V}^{-1} \text{s}^{-1}$  and an  $I_{ON}/I_{OFF} \approx 6$  (at a process temperature above 650 °C).<sup>73</sup> Nowadays, p-type  $\text{Cu}_x\text{O}$  TFTs with a  $\mu_{FE}$  up to  $4.3 \text{cm}^2 \text{V}^{-1} \text{s}^{-1}$ <sup>1284</sup> can be manufactured at process temperatures ranging from room temperature to 500 °C.<sup>282,284,289,291</sup> Interestingly, p-type TFTs based on bi-layers of  $\text{SnO}$  and

$\text{Cu}_2\text{O}$  have also been shown.<sup>296</sup> Additionally, devices based on solution-processed  $\text{SnO}_x$ <sup>268</sup> and  $\text{Cu}_x\text{O}$ <sup>291,293,297</sup> have been presented. Besides  $\text{SnO}_x$  and  $\text{Cu}_x\text{O}$ , also  $\text{NiO}$  has been utilized to realize rigid p-type TFTs with modest carrier mobility.<sup>75,298,299</sup> Moreover, doping of n-type metal oxide semiconductors has enabled the demonstration of p-type TFTs based on P- and N-doped  $\text{ZnO}$  NW,<sup>259,300</sup> as well  $\text{Ga}_2\text{O}_3/\text{Zn}$ .<sup>70</sup> Among all the reported p-type metal oxide semiconductor TFTs,<sup>70–75,79,257–278,280–294,300</sup> only few devices have been fabricated on flexible substrates.<sup>36,79,257,267,272,273,285,289</sup> This is mainly due to the high deposition and annealing temperatures (typically  $\geq 200^\circ\text{C}$ ) that are required, which are incompatible with flexible temperature-sensitive substrates. This is why alternative p-type active layers that allow room temperature processing are under investigation. An interesting p-type semiconducting inorganic molecular compound is copper (I) thiocyanate ( $\text{CuSCN}$ ), which is characterized by wide  $E_g$  (3.7–3.9 eV) and high optical transparency.<sup>301</sup> The first  $\text{CuSCN}$  devices presented by Chen and Könenkamp in 2003 were based on a flexible NW VTFT geometry.<sup>302</sup> Subsequently, TFTs with spin coated  $\text{CuSCN}$  layers have been demonstrated on both glass and Si rigid substrates ( $\mu_{\text{FE}}$  up to  $0.5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ).<sup>301,303</sup>

### 1. Metal oxide semiconductors for flexible TFTs

Not all of the above mentioned metal oxide semiconducting materials have been employed as active layers in flexible p-type TFTs.

*a. Vacuum-processed metal oxide semiconductors.* For flexible devices, only  $\text{SnO}_x$ <sup>79,257,267,272,273</sup> and  $\text{Cu}_x\text{O}$ <sup>285,289</sup> active layers have been employed. Flexible  $\text{SnO}_x$  TFTs exhibit a  $\mu_{\text{FE}}$  up to  $5.87 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,<sup>257</sup> whereas  $\text{Cu}_x\text{O}$  devices yield significantly lower performance ( $\mu_{\text{FE}} \leq 0.0022 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ).<sup>285</sup>

*b. Solution-processed metal oxide semiconductors.* Even if solution-processed p-type  $\text{SnO}_x$ ,<sup>268</sup>  $\text{Cu}_x\text{O}$ ,<sup>291,293,297</sup> and  $\text{NiO}$ <sup>298</sup> TFTs have been fabricated on rigid substrates, there is no report on flexible p-type solution-processed metal oxide semiconductor devices. As already mentioned above,  $\text{CuSCN}$  offers a valid inorganic alternative and can be easily deposited by spin-coating.<sup>301,303</sup> In Sec. III C, we present unpublished results on flexible p-type TFTs based on spin coated  $\text{CuSCN}$  films.

## B. Flexible p-type vacuum-processed TFTs

In this subsection, the materials and fabrication techniques involved in the realization of flexible p-type vacuum-processed metal oxide semiconductor TFTs are discussed. Subsequently, the electrical performance and the mechanical properties of the resulting devices are presented.

### 1. Materials

As already done in Section II for flexible n-type metal oxide semiconductor TFTs, here we describe the substrates, dielectric layers (barrier and gate dielectric), and conductive




FIG. 38. Flexible p-type tin oxide ( $\text{SnO}_x$ ) TFTs fabricated on and with fiber-based cellulose paper: (a) optical graph and (b) device cross-section. Reproduced with permission from Martins *et al.*, SPIE Proc. **8263**, 826315 (2012). Copyright 2012 International Society for Optics and Photonics.

materials (gate and source/drain) employed to fabricate flexible p-type vacuum-processed metal oxide semiconductor TFTs.

*a. Substrates.* Also in this case, the substrates need to fulfill several requirements, such as compatibility with the fabrication process (high  $T_G$  and  $T_m$ , reduced outgassing, and chemical stability) and good mechanical properties, sometimes even combined with specific features like high transparency. Most common substrate materials are PI,<sup>257,273</sup> PET,<sup>289</sup> and PES.<sup>285</sup> Furthermore, also cellulose fiber-based paper (thickness of  $\approx 75 \mu\text{m}$ ) acting as both substrate and gate dielectric has been used (Fig. 38).<sup>79,267,272</sup>

*b. Barrier layers.* In this case, the use of barrier layers to encapsulate and electrically insulate the substrate is rare. Indeed, only Caraveo-Frescas, Khan, and Alshareef presented a PI substrate covered by 200 nm  $\text{Si}_3\text{N}_4$ .<sup>273</sup>

*c. Gate dielectrics.* The most common gate dielectrics are  $\text{HfO}_2$ ,<sup>257</sup>  $\text{Al}_2\text{O}_3$ ,<sup>285</sup>  $\text{AlN}$ ,<sup>289</sup> ferroelectric P(VDF-TrFE),<sup>273</sup> as well as cellulose fiber-based paper.<sup>79,267,272</sup>

*d. Contacts.* For the gate contact,  $\text{Al}$ <sup>273</sup> as well as multi-layer metals (like  $\text{Ni}/\text{Au}/\text{Ni}$ )<sup>285</sup> and transparent compounds ( $\text{ITO}$ <sup>257,289</sup> and  $\text{IZO}$ <sup>79,267,272</sup>) have been used. At the same time, for source/drain metals, single ( $\text{Al}$ <sup>267</sup> and  $\text{Au}$ <sup>289</sup>) and multi-layer contacts ( $\text{Ti}/\text{ITO}$ ,<sup>257</sup>  $\text{Ti}/\text{Au}$ ,<sup>273</sup> and  $\text{Ni}/\text{Au}$ <sup>79,272,285</sup>) have been chosen.

## 2. Fabrication techniques

The fabrication techniques employed for p-type vacuum-processed metal oxide semiconductor TFTs are very similar to those used for n-type devices.

*a. Substrate preparation.* The most common substrate preparation approach is the use of free-standing flexible substrates.<sup>79,257,267,272,273,285,289</sup>

*b. Deposition methods.* The main deposition technique employed for p-type vacuum-processed metal oxide semiconductors is sputtering.  $\text{SnO}_x$  and  $\text{Cu}_x\text{O}$  are deposited by both DC<sup>257,273,289</sup> and RF sputtering.<sup>79,267,272,285</sup> One of the main concerns to ensure full compatibility of p-type metal oxide semiconductors with flexible substrates is the post-deposition annealing temperature that needs to be kept

TABLE IV. Performance parameters extracted from recently reported flexible p-type vacuum-processed metal oxide semiconductor TFTs, together with fabrication details (i.e., semiconductor deposition technique and deposition/annealing temperature).

	Semiconductor deposition	Deposition/annealing temperature (°C)	Mobility (cm <sup>2</sup> V <sup>-1</sup> s <sup>-1</sup> )	Threshold voltage (V)	Current on/off ratio	Substrate thickness (μm)	Bending radius (mm)	Bending cycles
Cu <sub>2</sub> O TFT with Al <sub>2</sub> O <sub>3</sub> gate dielectric on PES <sup>285</sup>	RF sputtering	Room/150	0.0022	-4.75	...	...	...	...
SnO <sub>x</sub> TFT with and on paper (substrate and gate dielectric) <sup>79</sup>	RF sputtering	Room/150	1.3	-1.4	10 <sup>2</sup>	75	...	...
SnO <sub>x</sub> TFT with and on paper (substrate and gate dielectric) <sup>267</sup>	RF sputtering	Room/160	1.2	...	10 <sup>2</sup>	75	...	...
Nano-crystalline Cu <sub>2</sub> O TFT with AlN gate dielectric on PET <sup>289</sup>	DC sputtering	Room/-	0.8	...	4 × 10 <sup>4</sup>	...	...	...
SnO <sub>x</sub> TFT with and on paper (substrate and gate dielectric) <sup>272</sup>	RF sputtering	Room/160	1.3	1.4	10 <sup>2</sup>	60	...	...
SnO TFT with HfO <sub>2</sub> gate dielectric on PI <sup>257</sup>	DC sputtering	Room/150	5.87	-1	6 × 10 <sup>3</sup>	...	10	200
SnO TFT with ferroelectric P(VDF-TrFE) gate dielectric on PI <sup>273</sup>	DC sputtering	Room/200	2.51	-11.73	10 <sup>2</sup>	...	...	...

typically below 160 °C. As shown in Table IV, there is only one report where the annealing is performed at room temperature,<sup>289</sup> whereas all other devices require higher temperatures.<sup>36,79,257,267,272,273,285</sup> The deposition of gate dielectrics has been performed using ALD,<sup>257,285</sup> magnetron sputtering,<sup>289</sup> or spin-coating.<sup>273</sup> For the metal contacts, the main deposition techniques are e-beam evaporation,<sup>79,257,272,285</sup> thermal evaporation,<sup>273</sup> and sputtering.<sup>257</sup> The only barrier layer reported (Si<sub>3</sub>N<sub>4</sub>) has been grown by PECVD.<sup>273</sup>

*c. Layer structuring.* The patterning of the different device layers is strictly related to the substrate nature. In case of large feature sizes and chemically unstable substrates, shadow masking is used.<sup>79,272,285</sup> For chemically stable substrates (e.g., PI and PET), UV photolithography is chosen.<sup>257,273,289</sup>

*d. Device configuration.* Two main device configurations have been employed for flexible p-type vacuum-processed metal oxide semiconductor TFTs:

- (I) Due to an easier processing, BG structures are very common.<sup>79,257,267,272,285,289</sup> For both coplanar and staggered configurations, the passivation layer is omitted.
- (II) TG (typically coplanar) TFTs are used when fragile layers such as P(VDF-TrFE) are implemented in the device structure,<sup>273</sup> with the advantage of having an already passivated active layer.

### 3. Electrical properties

Table IV compares the electrical performance obtained for recently reported flexible p-type vacuum-processed metal oxide semiconductor TFTs. As shown in Table IV, the best DC performance ( $\mu_{FE}$  up to 5.87 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>) has been achieved in fully transparent SnO TFTs on PI.<sup>257</sup> Such record value (achieved at a low process temperature of 180 °C) has been possible by carefully engineering the SnO phase and controlling the Sn residuals (Fig. 39).<sup>257</sup> The highest current on/off ratio is of 4 × 10<sup>4</sup>,<sup>289</sup> whereas the threshold voltage ranges from -11.73 V (Ref. 273) to 1.4 V.<sup>272</sup> To date, no AC performance of flexible p-type vacuum-processed metal oxide semiconductor TFTs has been reported.

### 4. Mechanical properties

Due to the small number of publications on flexible p-type vacuum-processed metal oxide semiconductor devices,<sup>36,79,257,267,272,273,285,289</sup> there is only one report by Caraveo-Frescas, Khan, and Alshareef on the TFT mechanical properties.<sup>273</sup> In particular, in their work, Caraveo-Frescas, Khan, and Alshareef showed flexible SnO ferroelectric devices bent at a radius of 10 mm for 200 bending cycles, yielding a  $\mu_{FE}$  decrease of about 20% (see Fig. 40).<sup>273</sup>

### C. Flexible p-type solution-processed TFTs

As already explained in Secs. III A and III B, the field of flexible p-type metal oxide semiconductor TFTs is pretty






FIG. 39. Flexible fully transparent p-type  $\text{SnO}_x$  TFTs: transfer characteristics of a device with  $W/L = 50 \mu\text{m}/50 \mu\text{m}$  fabricated at different oxygen partial pressures  $O_{pp}$ . Reproduced with permission from Caraveo-Frescas *et al.*, ACS Nano **7**, 5160 (2013). Copyright 2013 American Chemical Society.




FIG. 40. Flexible p-type  $\text{SnO}_x$  TFTs with ferroelectric P(VDF-TrFE) gate dielectric: transfer characteristics demonstrating device resistance to 200 cycles of bending at a radius of 10 mm. Reproduced with permission from Caraveo-Frescas *et al.*, Sci. Rep. **4**, 5243 (2014). Copyright 2014 Nature Publishing Group.

unexplored, and there are still many challenges to be solved. No wonder that to date there is no report on flexible p-type solution-processed metal oxide semiconductor TFTs. To this aim, CuSCN represents a valid inorganic alternative to p-type metal oxide semiconductors (especially if solution-deposited). In this subsection, we present the preliminary results we have recently achieved with flexible p-type TFTs based on spin coated CuSCN.

### 1. Materials and fabrication techniques

Flexible BG coplanar and TG staggered CuSCN TFTs have been fabricated on  $50 \mu\text{m}$  free-standing PI foils. Prior to




FIG. 41. Transfer characteristics of a flexible solution-processed CuSCN TFT with poly(vinylidene fluoride-trifluoroethylene-chlorofluoroethylene) [P(VDF-TrFE-CFE)] gate dielectric, measured while the device is flat and bent to 5 mm tensile bending radius. The inset shows a photograph of the flexible TFT characterized while being bent.

the TFT fabrication, 50 nm  $\text{SiN}_x$  adhesion and barrier layers have been deposited by PECVD on both sides of the substrate. Two different gate dielectrics have been employed: for the BG devices  $\text{Al}_2\text{O}_3$  (25 nm) grown by ALD and for the TG TFTs spin coated 160 nm-thick poly(vinylidene fluoride-trifluoroethylene-chlorofluoroethylene) [P(VDF-TrFE-CFE)]. In particular, P(VDF-TrFE-CFE) is a high- $\epsilon_r$  relaxor ferroelectric polymeric dielectric that can be easily solution-processed at low temperatures.<sup>301,304</sup> For the solution-processed gate dielectric preparation, the P(VDF-TrFE-CFE) at 56/36.5/7.5 mol. % has been first synthesized and then dissolved in methyl-ethyl-ketone (MEK). As spin coated P(VDF-TrFE-CFE) films have subsequently been annealed at  $60^\circ\text{C}$ . For both BG and TG TFTs, the active layer solution has been prepared by dissolving the CuSCN precursor in dipropylsulfide. The resulting solution has then been stirred, centrifugated, filtered, spin coated at room temperature, and annealed at  $80^\circ\text{C}$ , resulting in a 15 nm thick CuSCN film. The gate electrodes have been formed by evaporated Cr (for the BG TFT) and Al (for the TG TFT), whereas the source/drain contacts have been made of evaporated Ti/Au (for the BG) and Au (for the TG). BG TFTs have been left unpassivated, while TG devices have been intrinsically passivated by the P(VDF-TrFE-CFE) gate dielectric. For the CuSCN BG TFTs, the structuring of all layers (except for the unpatterned  $\text{SiN}_2$  and CuSCN) has been performed by standard UV photolithography. In the case of the TG devices, layer patterning of the gate and source/drain electrodes has been performed by shadow masking, whereas the P(VDF-TrFE-CFE) gate dielectric has been left unstructured.

### 2. Electrical properties

The flexible CuSCN BG TFTs with  $\text{Al}_2\text{O}_3$  dielectric yield a  $\mu_{FE} = 0.0013 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , a  $V_{TH} = -1 \text{ V}$ , and an  $I_{ON}/I_{OFF} = 5 \times 10^2$ . The flexible CuSCN TG devices with solution-deposited P(VDF-TrFE-CFE) gate dielectric exhibit a  $\mu_{FE} = 0.0012 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , a  $V_{TH} = -3 \text{ V}$ , and an  $I_{ON}/I_{OFF} = 2 \times 10^3$ , combined with a small gate-induced

hysteresis (as visible from Fig. 41). Due to the high- $\epsilon_R$  gate dielectrics, both BG and TG devices can be operated at low voltages of  $-3.5$  V and  $-10$  V, respectively. Even if the achieved  $\mu_{FE}$  is lower than the values presented for rigid devices,<sup>301</sup> these preliminary results are very promising especially in view of future process and device optimization.

### 3. Mechanical properties

Both BG and TG CuSCN devices are operational when bent down to 5 mm tensile radius and show only small strain-induced shifts (displayed in Fig. 41 for a flexible TG device). In particular, the  $V_{TH}$  changes by only  $-10$  mV and  $-30$  mV for BG and TG, respectively. Additionally, the hole mobility is reduced by 23% (BG TFTs) and 16% (TG TFTs).

## IV. METAL OXIDE SEMICONDUCTOR-BASED CIRCUITS

In this section, metal oxide semiconductor-based electronic circuits are introduced. In Sec. IV A, an overview on basic analog and digital circuit configurations and operation is given. Next, in Sec. IV B, the state-of-the-art electronic circuits based on unipolar metal oxide semiconductors are reported. Finally, Sec. in IV C, complementary circuits based on hybrid organic/metal oxide semiconductors, as well as only on metal oxide semiconductors, are presented.

### A. Circuit configuration and operation

In this subsection, the most common circuit configurations are presented, followed by an explanation of digital and analog circuit basic operation.

#### 1. Circuit configuration

As already explained, n-type metal oxide semiconductor TFTs, compared with p-type metal oxide semiconductor devices, yield a better performance and can also be easier deposited at low process temperatures. This is why the majority of flexible (and also rigid) metal oxide semiconductor-based circuits are unipolar operating with only n-type TFTs,<sup>94,119,127,133,143,148,159,164,166,212,213,218,305–329</sup> whereas flexible complementary circuits based on both n- and p-type devices are less frequent.<sup>79,103,172,272,285,330–332</sup> Such disparity between n- and p-type devices renews an old challenge encountered in Si technology back in the 1970s and 1980s when the circuits were built using only one semiconductor polarity (n-type or p-type MOSFETs).<sup>333</sup> Fig. 42 displays the two main configurations using n-type TFTs (shown in the case of a logic inverter): (a) the first one is unipolar with only an n-type device and a passive (resistive) pull-up load, whereas (b) the second one is complementary with both n- and p-type devices. The main difference between the two setups occurs when a digital high level (“1”) is applied at the inverter input (IN) and the n-type TFT is turned on. In this situation, there is always a current flowing through the supply voltage ( $V_{DD}$ ) and the ground (GND) of the unipolar circuit (Fig. 42(a)), whereas there is no DC flow in the complementary inverter (Fig. 42(b)) due to the switched off p-type TFT.<sup>333</sup> The absence of a DC for a high digital input




FIG. 42. The two main circuit configurations using n-type TFTs displayed in the case of a logic inverter (NOT gate): (a) unipolar with n-type TFT and passive (resistive) pull-up load and (b) complementary with both n- and p-type TFTs.




FIG. 43. Unipolar circuit configurations employing n-type TFTs and active pull-up loads displayed in the case of a NOT gate: (a) diode load, (b) pseudo-CMOS, and (c) DG.

in the complementary circuit allows achieving higher gains and lower DC power consumption. For flexible metal oxide semiconductor-based circuits, also other unipolar (NMOS) pull-up implementations are employed, as displayed in Fig. 43 (always in the case of a logic inverter). Aside from the resistive pull-up load, these three main NMOS circuit topologies are common, based on: (a) two n-type TFTs, one of which acting as a diode load (Fig. 43(a)), (b) a pseudo-CMOS circuit with two different supplies ( $V_{DD}$  and  $V_B$ ) and three additional TFTs (Fig. 43(b)), and (c) a more complicated architecture with DG TFTs (Fig. 43(c)) gated at different  $V_{GS}$ .<sup>315</sup> Even if shown only in the case of a logic inverter, all the above mentioned configurations (Figs. 42(a) and 42(b) and Figs. 43(a)–43(c)) apply for digital as well as analog circuits. Among the three possibilities with an active pull-up, the diode load configuration (Fig. 43(a)) presents the lowest complexity and area occupation, at a cost of a lower performance if compared with the pseudo-CMOS and DG configurations (Figs. 43(b) and 43(c)).<sup>315</sup> In contrast, the pseudo-CMOS and DG configurations yield better performance (especially gain) at the cost of larger area occupation and more complicated fabrication processes. Despite the improved gain of both pseudo-CMOS and DG configurations, the (DC) power consumption is not reduced with respect to the diode load. The high power budget necessary for unipolar circuits is further increased in the case of flexible unipolar metal oxide semiconductor-based circuits by the use of typical  $V_{DD}$  in the range of 5 V to 20 V,<sup>143,159</sup> with some circuits operated at up to 50 V.<sup>314</sup>

#### 2. Circuit operation

In Secs. IV B and IV C, flexible digital and analog metal oxide semiconductor-based circuits employing unipolar or complementary configurations are reviewed. To simplify the understanding of these subsections, we provide first an




FIG. 44. Complementary NOT gate: (a) device schematic and (b) static (DC) voltage transfer characteristics (VTC).

overview of the main performance parameters of digital and analog circuits.

*a. Digital circuits.* Fig. 44 displays the simplest and most straightforward example of a digital circuit, a voltage inverter (also known as NOT gate). The NOT gate is given in its complementary configuration, with both n- and p-type TFTs, but it can be realized in all the other unipolar circuit configurations shown in Figs. 42(a) and 43. The inverter function consists of taking the voltage signal applied at its input, inverting its voltage levels, and providing the inverted signal at its output (OUT), as illustrated by its IN-OUT curve (see Fig. 44(b)), also known as DC voltage transfer characteristics (VTC). From the VTC of a NOT gate, several specific DC parameters can be defined (see Fig. 44(b)):

- Voltage input low ( $V_{IL}$ ), which is the lowest input voltage where the slope of the VTC equals  $-1$ ,
- voltage input high ( $V_{IH}$ ), which is the highest input voltage where the slope of the VTC equals  $-1$ ,
- voltage output high ( $V_{OH}$ ), which corresponds to the output voltage at  $V_{IL}$ ,
- voltage output low ( $V_{OL}$ ), which corresponds to the output voltage at  $V_{IH}$ ,
- maximum output swing ( $V_L$ ), which is given by  $V_{OH} - V_{OL}$ , and
- midpoint voltage ( $V_M$ ), which is the input voltage at which the NOT gate yields the same input and output level. Ideally,  $V_M$  should be equal to  $V_{DD}/2$ .

Additionally, from the VTC also the maximum and the minimum output voltages,  $V_{MAX}$  and  $V_{MIN}$ , respectively, can be extracted. Other important parameters are the DC noise margins (NMs): the high ( $NM_H$ ) and the low ( $NM_L$ ) noise margin, which are the voltage ranges ensuring that a logic “0” or “1” is interpreted correctly also by a second inverter connected in cascade to the first one. They are defined as follows:

$$NM_L = (V_{IL} - V_{OL}), \quad (4.1)$$

$$NM_H = (V_{OH} - V_{IH}). \quad (4.2)$$

Another important DC parameter is the gain (G), which is the slope of the VTC when  $V_{IN} = V_M$ . High noise margins and gain, together with a nearly “rail-to-rail” output ( $V_L \approx V_{DD}$ ), are desirable. Together with the DC voltage transfer characteristics, also the transient behaviour is important to determine various time constants, such as the rise and




FIG. 45. Transient characteristics of a complementary NOT gate with an ideal input voltage.

fall times ( $t_r$  and  $t_f$ , respectively), as well as the propagation delay  $t_p$  (Fig. 45). As visible in Fig. 45, in a NOT gate (and in any other digital circuit), there is always a delay between the switching of the input and the output signal. For instance,  $t_r$  ( $t_f$ ) is defined as the time needed for the output signal to switch from a logic “0” (“1”) to a logic “1” (“0”) (usually measured between the 10% and 90% of the output levels). The  $t_p$  is the time required for an output signal to change given a specific input transition (usually measured at the 50% levels of input and output voltage). The maximum switching speed of a larger digital gate is typically measured with ring oscillators (ROs), i.e., digital test circuits comprising an odd number of NOT gates (the so-called delay stages) connected in a closed loop chain. Such configuration results in an output signal oscillating between the two limits (HIGH and LOW) at an oscillation frequency ( $f_o$ ) that depends on the number of delay stages ( $m$ ) and the propagation delay  $t_p$  of each stage<sup>334</sup>

$$f_o = \frac{1}{2 \cdot m \cdot t_p}. \quad (4.3)$$

Another important parameter is the ring oscillator stage delay, which is simply the double of the  $t_p$ . Finally, the dynamic power consumption  $P$  is given by<sup>335</sup>

$$P = f_o \cdot C \cdot V_{DD}^2, \quad (4.4)$$

where  $C$  is the sum of the capacitances at the output node.

*b. Analog circuits.* The simplest flexible metal oxide semiconductor-based analog circuit is a single-stage common-source (CS) amplifier (see Fig. 46(c)),<sup>81,106,113</sup> which acts as a voltage or transconductance amplifier. Flexible metal oxide semiconductor-based common-source amplifiers (as well as all other amplifier types) are usually designed in an unipolar configuration with an active n-type TFT (mainly IGZO) and different pull-up loads (see Figs. 42(a) and 43).<sup>81,106,113,212,213,305,313,318–321,323,329</sup> The dynamic performance of a common-source amplifier (and of any other type of amplifier) is evaluated using the so-called Bode plot (amplitude and phase) shown in Figs. 46(a) and 46(b), which is a standard format for plotting the circuit frequency response.<sup>336</sup> On the horizontal axis, the frequency of the input voltage is in logarithmic scale, whereas on the vertical axis the amplitude and phase of the output voltage are, respectively, in decibel (dB) and degrees (deg). The amplitude of the amplifier in dB ( $A_{dB}$ ) is given by following formula:






FIG. 46. Analog amplifiers: typical Bode plots of the (a) amplitude and (b) phase, as well as (c) schematic of the simplest analog amplifier (a single-stage common-source amplifier in unipolar NMOS technology).

$$A_{dB} = 20 \cdot \log_{10} \cdot \frac{V_{out}}{V_{in}}, \quad (4.5)$$

where  $V_{in}$  and  $V_{out}$  are the amplifier input and output voltage, respectively. The Bode plot allows extracting several key circuit parameters:

- The DC gain ( $G$ ), which is given by the amplifier amplitude at low frequencies,
- the cutoff frequency ( $f_c$ ), which is the frequency at which  $A_{dB}$  drops by 3 dB ( $-30\%$ ), and
- the gain bandwidth product (GBWP), which is also called unity gain bandwidth as it is the frequency at which the amplification falls to unity.

For feedback configurations (e.g., operational amplifiers), instead of the DC gain, the open-loop gain  $G_{OL}$  (i.e., the gain obtained in absence of feedback) is employed.

## B. Flexible unipolar circuits

In this subsection, the state-of-the-art flexible unipolar metal oxide semiconductor-based circuits (digital and analog) are revised. First of all, the materials and the fabrication techniques employed are reported, followed by the presentation of the electrical and mechanical properties of both digital and analog metal oxide semiconductor-based circuits.

### 1. Materials and fabrication techniques

Flexible metal oxide semiconductor-based circuits are typically unipolar, mainly based on n-type vacuum-deposited IGZO<sup>150,151,212,312</sup> or ZnO active layers.<sup>328</sup> Solution-processed metal oxide semiconducting materials are only rarely used for circuits, and in any case only for unipolar inverters or ring oscillators.<sup>119,193,200,220,221,231</sup> As gate dielectrics  $\text{Al}_2\text{O}_3$  or  $\text{SiO}_2$  are mostly utilized, whereas source and drain electrodes are typically made of different metals like Au, Ti, Cr, and Cu, which can even be treated with special techniques (e.g., hydrogen plasma treatments) to reduce the contact resistance.<sup>316</sup> Most common substrates are PI, PET, PEN, and parylene.

### 2. Electrical properties

In the following, we revise the electrical properties of flexible unipolar metal oxide semiconductor-based circuits. In particular, the circuit simulation and the modeling are first presented, followed by the experimental results obtained for both digital and analog circuits.

*a. Simulation and modeling.* The development of fully flexible TFT-based circuits requires a complete simulation of the AC and DC electrical performance, together with a precise modeling of the device mechanical properties. To this aim, the device DC characteristics need to be extracted from the transfer and output curves measured for the fabricated TFTs.<sup>213</sup> Additionally, it is also important to obtain the AC characteristics of the TFTs by measuring the device S-parameters and subsequently extracting the  $f_T$ , as explained in Section II.<sup>112</sup> In this way, by fitting the coefficients of a TFT model to the measured DC and AC characteristics, the performance of the circuits can be simulated before fabrication. Typical models used for such simulations are HSpice templates,<sup>212,213,305</sup> which can then be used in commercial circuit design tools for circuit analysis. One example of such a HSpice model is shown by Perumal *et al.*, who fitted the model coefficients to the input, output, and frequency measurements of a fabricated IGZO TFT (see Fig. 21).<sup>213</sup> Nevertheless, the model by Perumal *et al.* is only valid for channel lengths down to  $3.6 \mu\text{m}$ , with smaller channels needing an adaption of the coefficients. To prove the validity of this model, Perumal *et al.* also demonstrated that a simulated 2-stage cascode amplifier behaves like the measured one.<sup>213</sup> Similarly, Zysset *et al.* used a HSpice model to predict the performance of an IGZO-based operational amplifier prior to circuit fabrication. In particular, Zysset *et al.* also noticed the importance of modeling the parasitic capacitances caused by the pads and trace crossings at different layers of the circuit.<sup>212</sup> In contrast to the electrical modeling of the circuits (which has been extensively investigated), the influence of mechanical bending has rarely been taken into consideration in the circuit design. Nevertheless, strain-induced effects should definitively be included in the TFT modeling, especially considering that  $\mu_{FE}$  and  $V_{TH}$  change by  $\approx 2.5\%$  and  $\text{SI}20\text{--}200 \text{ mV}$  for  $\epsilon = 0.5\%$ , respectively.<sup>84,90,144,148,150,151,156,172</sup> Such changes can impact especially the performance of analog circuits and should be taken into consideration during the design process. To date, only Ma *et al.* have shown a HSpice-based simulator, which is able to include the threshold voltage variations induced by mechanical strain, as well as by process modifications and aging.<sup>217</sup>

*b. Digital circuits.* The majority of flexible metal oxide semiconductor-based circuits is constituted by NOT gates<sup>143,159,193,231,312</sup> and test structures like ring oscillators.<sup>119,143,159,164,200,220,221,314</sup> Flexible unipolar vacuum-processed IGZO NOT gates on PI employing diode load pull-ups can typically achieve gains up to  $2.5 \text{ V/V}$  at  $20 \text{ V}$  supply (voltage output swing  $V_L \approx 17.5 \text{ V}$ ).<sup>159</sup> Similarly, vacuum-processed ZnO NOT gates on PI foils with gains of  $1.5 \text{ V/V}$  at supply voltages of only  $9 \text{ V}$  have also been demonstrated.<sup>328</sup> Additionally, also NOT gates with resistive pull-up loads employing solution-processed metal oxide semiconductors have been reported, like ion-gel gated ZnO NR NOT gates on paper yielding gains of  $2 \text{ V/V}$  at supply voltages of  $1.3 \text{ V}$ ,<sup>231</sup> and aerosol-jet printed ZnO NOT gates on PI with gains up to  $8 \text{ V/V}$  ( $V_{DD} = 2 \text{ V}$ ).<sup>193</sup> Interestingly, Karnaushenko *et al.* demonstrated that IGZO-based NOT (and NAND) gates able




FIG. 47. Flexible ring oscillators (ROs): stage delay with respect to the circuit supply voltage  $V_{DD}$  for a number of published ROs employing IGZO or ZnO TFTs.<sup>94,159,164,314,316,328</sup>

to roll up to a radius of 25  $\mu\text{m}$  after fabrication and release.<sup>23</sup> Recently, also 2 TFT/1 Capacitor (2T1C) display drivers based on IGZO devices on PEN or PI foils and capable of driving OLED pixels at a frame rate of  $>60\text{Hz}$  have been shown.<sup>127,316</sup> Compared with NOT (and NAND) gates and 2T1C drivers, ring oscillators typically employ a larger number of TFTs. Fig. 47 displays the stage delay (with respect to the supply voltage) obtained for a number of published flexible ring oscillators based on vacuum-deposited metal oxide semiconductors. As shown in Fig. 47, the lowest stage delay has been reported for ZnO ring oscillators, which yield a 16 ns delay at 18 V supply voltage.<sup>328</sup> Already at 2 V supply voltage, the delay of the same ring oscillators increases to  $\approx 300\text{ns}$ .<sup>328</sup> The smallest ring oscillator is composed by 3 stages of IGZO TFTs on a metal foil and oscillates at  $f_o = 360\text{kHz}$  (stage delay of 926 ns) with a supply voltage of 15 V.<sup>314</sup> Increasing the supply voltage to 50 V raises the oscillation frequency to 1.14 MHz and results in a stage delay of 291 ns.<sup>314</sup> A larger IGZO ring oscillator (5 stages) oscillating at 182 kHz at 20 V (stage delay of 550 ns) and at  $f_o = 572\text{kHz}$  at 30 V (stage delay of 350 ns) has been reported by Hsieh and Wu on PI foil.<sup>159</sup> Such a low stage delay is partially a result of the use of a substrate with a high  $T_G \approx 350^\circ\text{C}$ , allowing a high temperature annealing of the IGZO film (and therefore an improved TFT performance).<sup>159</sup> For display applications, flexible metal oxide semiconductor-based shift registers are also commonly utilized. Mativenga *et al.* reported a 5 IGZO TFT shift register (operated at 19.7 V) yielding a rise time  $t_r$  of 0.9  $\mu\text{s}$  and a fall time  $t_f$  of 0.8  $\mu\text{s}$  based on 15  $\mu\text{m}$  colorless PI.<sup>133</sup> Interestingly, Nelson and Tutt presented 7-stage ring oscillators based on flexible ZnO VTFTs with 400 ns stage delay at 5.5 V supply voltage (and 6  $\mu\text{s}$  at 1.5 V).<sup>94</sup> Flexible 7-stage ring oscillators based on solution-processed metal oxide semiconductors have also been reported recently,<sup>119,220,221</sup> with the smallest delay of  $\approx 100\text{ns}$  (at 15 V  $V_{DD}$ ) obtained for sol-gel  $\text{In}_2\text{O}_3$  ring oscillators on PI.<sup>220</sup> Even more stages (11) have been shown by Mativenga *et al.*, who demonstrated an IGZO ring oscillator working at 94.8 kHz at 20 V, resulting in a stage delay of 480 ns on PI or PET substrates.<sup>164</sup> The same publication also presented a two clock shift register with 10 TFTs and 1 Capacitor per stage, which is suitable for display

	[This] Diode-load	[This] Dual-gate M2	[This] Dual-gate M3	[This] Pseudo CMOS
# TFTs/inv	2	2	2	4
Footprint inverter [ $\mu\text{m}^2$ ]	19350	40300	19350	65812
Chip area transponder [ $\text{mm}^2$ ]	2.70x2.98 (8.046)	3.91x3.87 (15.132)	2.70x3.14 (8.478)	4.69x3.36 (15.759)
# TFTs	218	218	218	436
# supplies	2	3	3	3
# litho	6	6	8	6
NM	Lowest <7.4% $V_{DD}/2$	Tunable, $\sim 36\%$ $V_{DD}/2$	Tunable, $\sim 40\%$ $V_{DD}/2$	Tunable, $\sim 24\%$ $V_{BIAS}/2$
Max. data rate	71.6kbit/s	11.3kbit/s	25.8kbit/s	43.9kbit/s
Substrate	Foil	Foil	Foil	Foil




FIG. 48. Flexible near field communication (NFC) code generator: different realizations with three different active pull-up load configurations (diode load, pseudo-CMOS, and DG) based on 218–436 flexible IGZO TFTs. Reproduced with permission from Myny *et al.*, in *IEEE Int. Solid-State Circuits Conf. (ISSCC)* (2015), pp. 294–296. Copyright 2015 Institute of Electrical and Electronic Engineers.

applications.<sup>164</sup> Further increasing the number of stages, Zhao, Mourey, and Jackson showed a ZnO 15-stage ring oscillator with 16 ns delay at 18 V and 300 ns delay at 2 V.<sup>328</sup> The realization of a flexible 19-stage IGZO ring oscillator with a stage delay of 19 ns at 20 V has only been possible due to the low TFT contact resistance achieved between source/drain and IGZO.<sup>316</sup> Even more TFTs have been utilized for an AMOLED line driver based on IGZO capable of 45 frames/s at 11 V on PEN foil, which has also been integrated with an optical display ( $64 \times 160$  pixels) and a 2T1C pixel driver circuit.<sup>309,310</sup> At a supply voltage of 15 V, the flexible line driver consumes a power of  $\approx 97\text{ }\mu\text{W}$ .<sup>309,310</sup> Similarly, Zhang *et al.* reported a 48 stage scan driver based on IGZO with a output swing of 16 V at 100 kHz.<sup>187</sup> Even larger TFT count has been reported in combination with RFID or near field communication (NFC) applications. For example, Myny *et al.* demonstrated an IGZO-based NFC tag consisting of an high frequency (HF) capacitor, a 19-stage ring oscillators acting as a clock source, a 4-bit modulo-12 counter, a 12-bit decoder, and a several out registers and buffers all integrated on the same foil and laminated on top of an antenna coil.<sup>315</sup> The flexible NFC code generator is capable of transmitting data at 71  $\text{kB s}^{-1}$ , given enough supply voltage.<sup>315</sup> Based on this design, three different pull-up load configurations (diode load, pseudo-CMOS, and DG) have been compared, as shown in Fig. 48.<sup>315</sup> The TFT count ranges between 218 and 436 TFTs.<sup>315</sup> Similarly, Tripathi *et al.* demonstrated an IGZO-based RFID code generator (8-bit) operating at 6.4  $\text{kB s}^{-1}$  (2 V supply voltage) fabricated on PEN foil. The RFID code generator by Tripathi *et al.* is constituted by 300 flexible IGZO TFTs, resulting in an occupied area of 51.7  $\text{mm}^2$ .<sup>235</sup> The most recent work on RFID circuits by Myny and Steudel demonstrated an




FIG. 49. DC gain versus gain bandwidth product (GBWP) of recently reported flexible metal oxide semiconductor-based analog amplifiers.<sup>80,212,313,318,319,321,323</sup>

NFC transponder with 438 IGZO TFTs on a polyimide foil (occupied area of  $10.884 \text{ mm}^2$ ). With a data rate larger than  $14.3 \text{ kB s}^{-1}$  and at most  $396.5 \text{ kB s}^{-1}$ , the circuit by Myny and Steudel complies with the ISO 14443 NFC standard.<sup>138</sup>

*c. Analog circuits.* Compared with the digital metal oxide semiconductor-based circuits, analog circuits present a completely different TFT count and total area: the largest number of TFTs is of 16 (reported for an IGZO operation amplifier),<sup>212</sup> whereas the largest occupied area is of  $9.83 \text{ mm}^2$  (also shown for an operational amplifier constituted by 13 IGZO TFTs).<sup>313</sup> To date, the variety of flexible metal oxide semiconductor-based analog circuits reported ranges from single- to multiple-stage (e.g., common-source,<sup>113</sup> transimpedance,<sup>329</sup> differential,<sup>80,323</sup> cascode,<sup>318,321</sup> operational,<sup>212,313</sup> and Cherry-Hooper<sup>319</sup>) amplifiers, which at the same time often also include biasing circuits like current mirrors.<sup>212</sup> Similarly, new analog functions such as antenna channel select circuits,<sup>337</sup> X-ray read-out circuits,<sup>338</sup> and digital to analog converters (DAC)<sup>339</sup> have been implemented recently. However, the majority of the published circuits are amplifiers. Fig. 49 shows a comparison of the GBWPs (with respect to the DC gain) of recently reported flexible metal oxide semiconductor-based analog amplifiers. As shown in Fig. 49, the highest DC gain of  $44.67 \text{ V/V}$  ( $33.3 \text{ dB}$ ) and GBWP of  $18.5 \text{ MHz}$  have been achieved by Shabanpour *et al.* for a self-aligned IGZO TFT-based Cherry-Hooper amplifier on PI foil.<sup>319</sup> Apart from this example,<sup>319</sup> all other metal oxide semiconductor-based amplifiers show DC gains of  $\leq 20 \text{ V/V}$  ( $10 \text{ dB}$ ) and GBWP of  $\leq 2.2 \text{ MHz}$ . Flexible IGZO-based common-source amplifiers yield a DC gain of  $6.8 \text{ dB}$  and a cutoff frequency  $f_c = 1.2 \text{ MHz}$ .<sup>113</sup> Similarly, transimpedance amplifiers (with a single active IGZO TFT) yield a DC gain of  $86.5 \text{ dB } \Omega$  at a cut-off frequency of  $8.38 \text{ kHz}$  (when supplied at  $5 \text{ V}$ ).<sup>329</sup> Tai *et al.* utilized 2 flexible IGZO DG TFTs to realize a flexible differential amplifier with  $20 \text{ dB}$  DC gain at a cut-off frequency of  $\approx 300 \text{ Hz}$  ( $V_{DD} = 10.5 \text{ V}$ ).<sup>323</sup> A similar IGZO amplifier with lower DC gain of  $2 \text{ dB}$  and higher cutoff frequency of  $\approx 1 \text{ MHz}$  has also been fabricated on a  $1 \mu\text{m}$  parylene foil.<sup>80</sup> Similarly, Shabanpour *et al.* presented a flexible IGZO-based cascode amplifier with a DC gain of  $10.5 \text{ dB}$  and a




FIG. 50. Flexible operational amplifier with 16 IGZO TFTs: (a) micrograph and (b) corresponding Bode plot. Reproduced with permission from Zysset *et al.*, IEEE Electron Device Lett. **34**, 1394 (2013). Copyright 2013 Institute of Electrical and Electronic Engineers.

cutoff frequency of  $2.62 \text{ MHz}$  ( $\text{GBWP} \approx 8.8 \text{ MHz}$ ) at  $6 \text{ V}$  supply. The cascode amplifier by Shabanpour *et al.* consumes  $762 \mu\text{W}$  power during standard operation.<sup>318</sup> A second version of this cascode amplifier shows a higher DC gain ( $25 \text{ dB}$ ) at the cost of a lower cut-off frequency of  $220 \text{ kHz}$ , consuming  $2.32 \text{ mW}$  power at  $6 \text{ V}$ .<sup>321</sup> Even more TFTs (13 IGZO devices) have been utilized in an operational amplifier with a GBWP of  $31 \text{ kHz}$  and an open-loop gain  $G_{OL}$  of  $22.5 \text{ dB}$ , resulting in a  $f_c = 5.6 \text{ kHz}$ .<sup>313</sup> Furthermore, this operational amplifier consumes  $160 \mu\text{W}$  power during standard operation.<sup>313</sup> Similarly, Shabanpour *et al.* showed a 2-stage Cherry-Hooper amplifier yielding a DC gain of  $33 \text{ dB}$  at a cutoff frequency of  $400 \text{ kHz}$ , resulting in a GBWP of  $18.5 \text{ MHz}$  based on IGZO TFTs.<sup>319</sup> The Cherry-Hooper amplifier (supplied at  $6 \text{ V}$ ) consumes  $4.96 \text{ mW}$  power.<sup>319</sup> Chung *et al.* realized an alpha particle detecting circuit by AC coupling 4 different stages of amplification with 14 active IGZO TFTs.<sup>308</sup> The circuit by Chung *et al.* yields a linear DC gain of  $14.9$ – $20 \text{ V/V}$  and a band-pass characteristic.<sup>308</sup> In a similar fashion, simulations of different band-pass topologies have been shown by Bahubalindrani *et al.* with DC gains of up to  $75 \text{ dB}$  and cut-off frequencies in the order of  $25 \text{ MHz}$ .<sup>305</sup> The flexible metal oxide semiconductor-based analog circuit with the largest TFT count is an operational amplifier with 16 IGZO TFTs. This amplifier is supplied at  $5 \text{ V}$  and presents a DC gain of  $18.2 \text{ dB}$  at a cut-off frequency of  $108 \text{ kHz}$  (see Fig. 50).<sup>212</sup>

### 3. Mechanical properties

The realization of reliable flexible (and bendable) metal oxide semiconductor-based circuits is challenged by the dimensional instability of the flexible substrates (e.g., expansion/shrinking occurring during the fabrication process). Due to the substrate deformation, large tolerances are necessary while aligning the different device layers (especially gate with respect to source/drain electrodes). Therefore, the maximum operating frequency of the circuit, as well as the total circuit area, is limited. Another key challenge in the



realization of flexible circuits is constituted by the mechanical strain that is induced in the flexible TFT channels when the substrate is bent. As already explained, the goal is the fabrication of flexible metal oxide semiconductor-based circuits as strain resistant as possible, and at the same time also with the smallest strain-induced performance parameter variations. Regarding strain resistance, as shown in Equation (2.1), the minimum bending radii depend directly on the thickness of the substrate, as well as on the other device layers (materials and thicknesses). Depending on the device layer stack and thickness, the typical bending radii range from 30 mm (Ref. 159) down to 50  $\mu\text{m}$  (demonstrated for a differential amplifier on 1  $\mu\text{m}$  parylene substrate).<sup>80</sup> While strain resistance limits the application range of the circuits, strain-induced TFT performance parameters can severely compromise the circuit functionality, especially when the occupied area is large (as for digital circuits). Prior to the circuit fabrication, it is indeed important to account for the bending-induced variations each single TFT is subjected to by simulating the mechanical TFT behaviour and by modeling/designing the circuit topologies. In particular, there are several approaches that allow mitigating strain-induced performance variations. First, all the TFTs can be aligned parallel to each other in order to present the same strain-induced variations, as well as resistance for bending all over the circuit structure.<sup>143</sup> This approach has been first proposed by Münzenrieder *et al.*, who demonstrated that 5-stage ring oscillators constituted by IGZO devices all aligned parallel to each other show only small performance decrease when mechanically bent to  $\epsilon = 0.72\%$ .<sup>143</sup> By aligning parallel to each other all the 40 TFTs of a 8-stage 5 TFT shift register, Mativenga *et al.* demonstrated an almost negligible parameter shift of the circuit down to radii of 4 mm.<sup>133</sup> Moreover, by employing a 25  $\mu\text{m}$ -thick PEN foil and an encapsulation layer shifting the neutral strain axis close to the TFT stack, Tripathi *et al.* realized an 8 bit code generator yielding negligible parameter shift for tensile bending at a radius of 2 mm.<sup>326</sup> Additionally, also the circuit design can be selected in a way to achieve a performance based on the ratio of the same TFT performance parameters. Such approach applies especially for analog circuits, which can be designed to yield a gain depending only on the ratio of the transconductance of the different TFTs and not on a single transconductance. Using this technique for an operational amplifier based on 16 IGZO all aligned parallel to each other, Zysset *et al.* realized a flexible circuit yielding a strain-independent DC gain and bandwidth (at a radius  $R = 5$  mm).<sup>212</sup>

### C. Flexible complementary circuits

All the results presented in Sec. IV B have been obtained with unipolar circuits, employing mainly flexible n-type vacuum-processed metal oxide semiconductor TFTs. Even if excellent performance can be achieved with unipolar circuitry, key issues such as low-power consumption, as well as easy and compact circuit design can only be accomplished by complementing n- with p-type TFTs. Nevertheless, to realize flexible metal oxide semiconductor-based complementary circuits, flexible n- and p-type devices with similar

performance (especially mobility) are required. This is particularly challenging in the case of metal oxide semiconductors, due to the typically low carrier mobility values obtained for flexible p-type devices (see Section III). For this reason, only few groups have reported flexible complementary circuits (mainly digital gates) based on both n- and p-type metal oxide semiconductor TFTs.<sup>79,177,272,285</sup> To overcome this bottleneck, other technologies have been considered to realize the p-type channel. For instance, organic semiconductors have well-known hole transporting properties, with sufficient carrier mobility. Thus, different combinations of p-type organic TFTs with n-type metal oxide semiconductor devices have so far been demonstrated on flexible substrates.<sup>103,172,330–332,340–342</sup> In the following, the materials and fabrication techniques, the electrical and the mechanical properties of flexible complementary circuits based on both fully metal oxide semiconducting materials, as well as hybrid organic-metal oxide semiconductors are reviewed.

### 1. Materials and fabrication techniques

The materials and fabrication processes employed for flexible complementary metal oxide semiconductor-based circuits are similar to the materials and techniques mentioned previously, except that the channel is made by two different semiconducting materials. Common substrates used for flexible complementary circuits include: paper,<sup>79,272</sup> PES,<sup>285,330,331,340</sup> PI,<sup>103,172,177,332,343,344</sup> PET,<sup>341,342</sup> and PDMS.<sup>332</sup> In addition to the substrate, sometimes a barrier, buffer, or encapsulation layer is deposited in order to improve electrical isolation, decrease surface roughness, and increase stability, like inorganic  $\text{SiN}_x$  adhesion layers<sup>103</sup> and organic Cytop<sup>103</sup> or AZ1518 (Ref. 103) encapsulation films. Most widely used gate dielectrics for flexible complementary circuits are  $\text{AlO}_x$ ,<sup>330</sup>  $\text{Al}_2\text{O}_3$ ,<sup>103,285,332,340,343,344</sup> paper,<sup>79,272</sup>  $\text{SiO}_x$ ,<sup>332,343,344</sup> PVP,<sup>172</sup>  $\text{Si}_3\text{N}_4$ ,<sup>331</sup> and  $\text{HfO}_2$ .<sup>177</sup> As metal oxide semiconductors provide good n-type transport, the n-channel is always made of a metal oxide semiconductor deposited via RF-magnetron sputtering<sup>79,103,172,177,272,285,330–332,340–344</sup> or spray pyrolysis<sup>103,145</sup> on flexible substrates at compatibly low temperatures. Best performing n-type metal oxide semiconductors include IGZO,<sup>79,103,172,272,285,331,332,340–344</sup>  $\text{ZnO}$ ,<sup>177,330</sup> and  $\text{In}_2\text{O}_3$ .<sup>103,145</sup> On the other hand, the p-channel is either formed by a metal oxide<sup>79,272,285</sup> or an organic semiconducting material.<sup>103,172,330–332,340–344</sup> As p-channel metal oxide semiconducting materials, till now only  $\text{SnO}_x$ <sup>79,177,272</sup> and  $\text{Cu}_x\text{O}$ <sup>285</sup> deposited by RF-magnetron sputtering have been employed. In the case of organic p-type semiconductors, several materials have been used, employing solution-processable, low temperature, scalable, and cost-effective techniques such as ink-jet printing,<sup>341,342</sup> spin-coating,<sup>103</sup> and dip-coating,<sup>332,343,344</sup> in addition to the widely used thermal evaporation with shadow masking.<sup>172,330,331,340</sup> Different groups have so far demonstrated the potential of integrating p-type pentacene,<sup>172,330,331,340</sup> poly-(9,9-dioctyl-fluorene-co-bithiophene) (F8T2),<sup>341,342</sup> and semiconducting single walled carbon nanotubes (SWCNTs)<sup>103,332,343–345</sup> with n-type  $\text{ZnO}$ ,<sup>330</sup>  $\text{In}_2\text{O}_3$ ,<sup>145</sup> and IGZO.<sup>103,172,331,332,340–344</sup>

## 2. Electrical properties

Compared with unipolar circuits, the range of the reported flexible complementary metal oxide semiconductor-based circuits is smaller. The majority of the published complementary circuits are digital, especially NOT, NAND, and NOR gates, and ring oscillators based both on p- and n-type metal oxide semiconductors and on hybrid p-type organic and n-type metal oxide semiconducting materials. Additionally, also two common-source amplifiers and one differential amplifier have been reported.<sup>272,343</sup>

*a. Digital circuits.* The first example of flexible complementary metal oxide semiconductor-based circuit is dated 2008, when Oh *et al.* demonstrated the integration of pentacene and ZnO TFTs to realize a complementary NOT gate on PES with a gain of 100 V/V and a low voltage operation.<sup>330</sup> The dynamic behavior of the hybrid pentacene/ZnO complementary NOT gate shows an  $f_o$  of 5 Hz.<sup>330</sup> In 2010, Kim *et al.* demonstrated a pentacene/IGZO NOT gate on PES with a gain up to 165 V/V centered at  $V_M = 14$  V ( $V_{DD} = 30$  V).<sup>331</sup> In 2011, Kim *et al.* reported vertically stacked pentacene/IGZO NOT gates.<sup>340</sup> Furthermore, the same group also showed bendable pentacene/IGZO NOT gates.<sup>172</sup> Alternatively to pentacene devices, Nomura *et al.* exploited p-type F8T2 TFTs in a vertically stacked geometry on top of ZnO devices, employing a common gate electrode on PET.<sup>342</sup> The F8T2/IGZO NOT gate shows a gain  $G = 100$  V/V at a maximum supply of 30 V.<sup>342</sup> The same group realized also vertically stacked F8T2/IGZO NAND gates on PET.<sup>341</sup> In 2011, the first fully metal oxide semiconductor-based NOT gates have been presented, employing n-type IGZO and either p-type  $\text{CuO}_x$ <sup>285</sup> or  $\text{SnO}_x$ .<sup>79</sup> In particular, Dindar *et al.* presented vertically stacked  $\text{CuO}_x$ /IGZO NOT gates on PES, yielding a high gain of 120 V/V with a nearly “rail-to-rail” output swing.<sup>285</sup> Employing n-type IGZO and p-type  $\text{SnO}_x$  TFTs on a flexible paper substrate (acting also as gate dielectric), Martins *et al.* showed NOT gates with a maximum  $G = 4.5$  V/V at  $V_M$  of 3.6 V ( $V_{DD} = 17$  V).<sup>79</sup> This structure has been later improved with an optimized geometric aspect ratio  $(W/L)_p/(W/L)_n$ , which enabled also the realization of NAND and NOR logic gates.<sup>272</sup> Li *et al.* recently demonstrated a flexible 5-stage ring oscillator based on n-type ZnO TFTs and p-type  $\text{SnO}_x$  TFTs, with a maximum oscillation frequency of 18.4 kHz.<sup>177</sup> Recently, solution-processed semiconducting SWCNTs have also been exploited as p-type TFTs<sup>345</sup> and integrated into flexible complementary circuits with n-type sputtered IGZO<sup>103,332,343,344</sup> or spray coated  $\text{In}_2\text{O}_3$  TFTs.<sup>145</sup> Bendable hybrid SWCNT/IGZO NOT gates on PI show a maximum gain of 87 V/V, a nearly perfectly centered  $V_M$ , and a “rail-to-rail”  $V_L$  (Fig. 51).<sup>103</sup> In addition, Petti *et al.* exploited also the use of spray coated  $\text{In}_2\text{O}_3$  as n-type semiconductor and presented SWCNT/ $\text{In}_2\text{O}_3$  NOT gates with a lower gain of 22 V/V.<sup>145</sup> The reduced performance of the SWCNT/ $\text{In}_2\text{O}_3$  NOT gates is attributed to the poorer performance of the solution-deposited  $\text{In}_2\text{O}_3$  active layers. Using SWCNT and IGZO TFTs, Chen *et al.* successfully realized large-scale complementary circuits (NOT, NAND, and NOR gates, as well as ROs) on PDMS comprising a large TFT




FIG. 51. Flexible complementary single walled carbon nanotubes (SWCNTs)/IGZO NOT gate: (a) VTC and (b) gain (G), showing a maximum  $G = 87$  V/V for a supply voltage  $V_{DD} = 10$  V at a bending radius of 10 mm. The inset displays a photograph of the contacted and bent NOT gate. Reproduced with permission from Petti *et al.*, in *IEEE Int. Electron Devices Meet. (IEDM)* (IEEE, 2014), pp. 26.4.1–26.4.4. Copyright 2014 Institute of Electrical and Electronic Engineers.




FIG. 52. Flexible complementary SWCNT/IGZO 501-stage RO: (a) optical micrograph and (b) output characteristic at an oscillation frequency of 294 Hz. Reproduced with permission from Chen *et al.*, *Nat. Commun.* **5**, 4097 (2014). Copyright 2014 Nature Publishing Group.

count.<sup>332</sup> Figs. 52(a) and 52(b) show the optical micrograph and output characteristic of the 501-stage hybrid SWCNT/IGZO complementary RO with up to 1004 TFTs, yielding an  $f_o$  of 294 Hz.<sup>332</sup> Finally, Honda *et al.* presented bendable NOT, NAND, and NOR gates based on SWCNT and IGZO TFTs on PI.<sup>344</sup> The SWCNT/IGZO NOT gate shows a gain of 45 V/V and a low  $t_r = 0.75$  ms.<sup>344</sup> The same group also realized 3D vertically integrated SWCNT/IGZO NOT gates with similar performance.<sup>343</sup>

*b. Analog circuits.* As regards flexible metal oxide semiconductor-based analog circuits, Martins *et al.* reported common-source and differential amplifiers (see Fig. 53), respectively, with gains of 16.3 V/V and 4.1 V/V, based on the same optimized device structure employed to realize the  $\text{SnO}_x$ /IGZO NOT, NAND, and NOR gates on (and with) paper.<sup>272</sup>




FIG. 53. Input-output characteristics of flexible complementary  $\text{SnO}_x/\text{IGZO}$  analog circuits: (a) common-source and (b) differential amplifier. Reproduced with permission from Martins *et al.*, *Adv. Funct. Mater.* **23**, 2153 (2013). Copyright 2013 John Wiley and Sons.

Based on the previously mentioned 3D vertically integrated SWCNT/IGZO TFT structure shown by Honda *et al.*, common-source amplifiers with a gain  $G > 5$  dB have also been fabricated.<sup>343</sup>

### 3. Mechanical properties

In addition to the electrical DC and AC characterization, also bendability influences the device performance. Several groups<sup>103,172,177,330,343,344</sup> have characterized hybrid complementary NOT gates under tensile bending, down to radii of 2.6 mm ( $\epsilon = 1.25\%$ ),<sup>343</sup> showing only minor variations. Oh *et al.* reported mechanical bending tests of pentacene/ZnO NOT gates at bending radii of 56 mm with high gains of 100 V/V.<sup>330</sup> The hybrid pentacene/IGZO complementary NOT gate demonstrated by Kim *et al.* yields a maximum gain of 60 V/V at a bending radius of 6 mm.<sup>172</sup> Furthermore, hybrid SWCNT/IGZO complementary NOT gates have proven to be functional, with a maximum gain of 87 V/V even when bent to a tensile radius of 10 mm ( $\epsilon = 0.29\%$ ), as shown in Fig. 51.<sup>103</sup> Additionally, Honda *et al.* proved also the functionality of both the planar and the 3D vertically integrated SWCNT/IGZO NOT gates down to tensile bending radii of 2.6 mm, with a maximum gain of 50 V/V and a low voltage operation.<sup>343,344</sup> Finally, Li *et al.* successfully characterized  $\text{ZnO}/\text{SnO}_x$  CMOS inverters under tensile and compressive strains.<sup>177</sup> In particular, a small gain reduction has been observed under tensile strain, while the influence of compressive strain has been demonstrated to be negligible.<sup>177</sup>

## V. METAL OXIDE SEMICONDUCTOR-BASED SYSTEMS

The improvements recently achieved in the electrical (DC and AC) and mechanical performance of flexible metal oxide semiconductor TFTs, combined with special features like transparency, stretchability, conformability, dissolubility, and mechanical activity, envision a wide range of possible applications that go beyond optical displays. Even if the research in this area has only shown significant advances in the last years, already quite a few systems have been developed and brought at least to a prototype stage. This section exemplary lists the progresses achieved in the field of flexible metal oxide semiconductor-based electronics, covering systems for optical displays, sensorics, power transmission, as well as data storage and transmission.




FIG. 54. Flexible active matrix organic light emitting diode (AMOLED) display with self-aligned IGZO TFT backplane: (a) photograph of entire system on PI and (b) quarter-quarter-video-graphics-array (QQVGA) AMOLED display with image applied. Reproduced with permission from Nag *et al.*, *J. Soc. Inf. Disp.* **22**, 509 (2014). Copyright 2014 John Wiley and Sons.

### A. Optical display systems

Optical displays are still the main driving application for metal oxide semiconductor TFTs. Recently, many prototypes of flexible optical displays, especially AMOLED, based on metal oxide semiconductor TFT-based backplanes have been published. The majority of the reported display systems employ vacuum-processed IGZO TFTs<sup>39,40,127,158,175,176,203,310,316,346–352</sup> on PEN,<sup>40,127,158,310,348–352</sup> PI,<sup>316,346–348</sup> or PEEK foils.<sup>203,348</sup> Besides IGZO, also other multicomponent vacuum-processed metal oxide semiconductors like ITZO have been utilized to realize flexible displays.<sup>127</sup> Among the various demonstrated systems, in 2013 Chida *et al.* reported a mechanically flexible 3.4-in. top-emitting AMOLED display yielding 326 pixels per inch (ppi) resolution and consuming 570 mW power.<sup>39</sup> Additionally, the display by Chida *et al.* is operational after 1000 bending cycles at 5 mm bending radius. One year later, Genoe *et al.* proposed the use of a digital pulse width modulation (PWM) to drive a flexible top-emitting AMOLED display (0.54-in., 320 ppi).<sup>310</sup> The PWM concept presented by Genoe *et al.* allows reducing the DC power consumption down to 102.4 mW.<sup>310</sup> Recently, Motomura, Nakajima, and Takei proposed the use of air-reactive electrode-free inverted OLEDs (iOLEDs) in flexible IGZO TFT-driven AMOLEDs (8-in., 100 ppi) to suppress typical undesired effects like dark spot growth and achieve longer lifetimes.<sup>127</sup> Although the iOLED characteristics are inferior to those of conventional OLEDs, the flexible display by Motomura, Nakajima, and Takei yields stable and clear moving images even while bent.<sup>127</sup> Recently, Nag *et al.* successfully demonstrated the integration of a flexible quarter-quarter-video-graphics-array (QQVGA) AMOLED display (85 ppi) driven by self-aligned TG IGZO TFTs.<sup>316</sup> The resulting flexible display requires only five lithographic mask steps and results in a total thickness of  $\approx 150 \mu\text{m}$ .<sup>316</sup> Fig. 54(a) displays a photograph of the entire system on PI, whereas Fig. 54(b) shows the display with an image applied.<sup>316</sup> Komatsu *et al.* demonstrated a flexible AMOLED displays (3.4-in., 249 ppi) with a CAAC IGZO TFT backplane. The flexible display by Komatsu *et al.* is functional after  $\leq 70,000$  folding cycles at 1 mm radii.<sup>176</sup> Employing this structure, Komatsu *et al.* fabricated a 5.9-in. foldable book-type AMOLED display, as well as a 5.9-in.






FIG. 55. Flexible pH sensor based on IZO neuron TFT on polyethylene terephthalate (PET) substrate: (a) device cross-section, (b) schematic, as well as (c) micrograph and (d) macrograph of the system. Reproduced with permission from Liu *et al.*, *Sci. Rep.* **5**, 1 (2015). Copyright 2015 Nature Publishing Group.

tri-foldable AMOLED display for smartphone applications.<sup>176</sup> Beyond AMOLED displays, also a (smaller) woven textile display employing LEDs ( $3 \times 3$ -matrix) actuated by flexible IGZO TFTs has been realized, showing the feasibility of this technology also for smart textile applications.<sup>214</sup>

## B. Sensoric systems

Several sensoric systems, based on metal oxide semiconductor TFTs, have been demonstrated, e.g., for biochemical, temperature, and image sensing applications.

### 1. Biochemical sensors

Flexible and stretchable metal oxide semiconductor devices are attracting an increasing interest especially in the field of epidermal electronics,<sup>13,15</sup> smart implants,<sup>353</sup> artificial electronic skins for robots,<sup>19</sup> as well as food safety and water monitoring.<sup>166</sup> In order to enable these applications, biochemical sensors are necessary. Recently, Liu *et al.* reported a metal oxide semiconductor TFT-based pH sensor on PET (Fig. 55).<sup>185</sup> The pH sensor is based on an electrolyte gated IZO neuron device, i.e., a TFT with multiple input gates that are capacitively coupled to a floating gate, as proposed by Shibata and Ohmi.<sup>354</sup> In the work by Liu *et al.*, the  $V_{TH}$  shift of the flexible IZO neuron TFT is employed to detect pH changes with a sensitivity of around 105 mV/pH.<sup>185</sup> Fig. 55 shows the sensor structure, together with a micrograph and a photograph of the bent device. Also, Shah *et al.* presented a low-cost flexible pH sensoric system (sensitivity: 50 mV/pH) based on an ITO sensing layer fully integrated on top of a flexible IGZO TFT.<sup>166</sup>




FIG. 56. Flexible three-dimensional vertically integrated temperature sensor and complementary SWCNT/IGZO nOT gate on PI substrate: (a) device cross-section and (b) photograph of the entire system. Reproduced with permission from Honda *et al.*, *Adv. Mater.* **27**, 4674 (2015). Copyright 2015 John Wiley and Sons.

### 2. Temperature sensors

To continuously monitor the temperature of temperature-sensitive AMOLEDs or AMFPDs (Active-Matrix Flatpanel Displays), flexible metal oxide semiconductor TFT-based temperature sensors are required. To this regard, an interesting approach has been proposed by Honda *et al.*, who vertically integrated a printed temperature sensor constituted by a SWCNT and poly(3,4-ethylenedioxythiophene) polystyrene sulfonate (PEDOT:PSS) conductive sensor ink on top of a SWCNT/IGZO CMOS nOT gate, as shown in Fig. 56.<sup>343</sup> The flexible temperature sensing system yields a sensitivity of  $0.68\% \text{ } ^\circ\text{C}^{-1}$  and a resolution of  $\leq 0.3 \text{ } ^\circ\text{C}$  and is functional while bent to 2.6 mm tensile radius.<sup>343</sup> The high density integration (only  $4 \text{ } \mu\text{m}$  passivation layer) paves the way to highly integrated and high-performance flexible devices, e.g., for wearable health monitoring.

### 3. X-ray detectors

Another interesting and novel field of application for metal oxide semiconductor TFTs is represented by flexible x-ray detectors.<sup>355</sup> In 2012, Lujan and Street reported a flexible flat panel (FP) x-ray detector array based on flexible IGZO TFTs on PET.<sup>355</sup> The device operates in indirect detection mode and is based on the integration of a phosphor layer, an a-Si continuous photodiode, and an IGZO TFT backplane. In the device, the x-rays incident on the phosphor layer excited fluorescence, which is subsequently detected and imaged by the a-Si photodiode and TFT backplane. In this way, images with a resolution of  $160 \times 180$  pixel and pixel size of  $200 \text{ } \mu\text{m}$  can be recorded. Fig. 57 shows an image recorded with the flexible FP x-ray detector array. Few years later, also Smith *et al.* reported large-area flexible x-ray detectors based on a-Si continuous photodiodes and IGZO TFT backplanes on  $125 \text{ } \mu\text{m}$  PEN foils. In this work, Smith *et al.* proposed a novel assembly technique that allows connecting single flexible x-ray detectors to create a larger composite x-ray detector (Fig. 58).<sup>322</sup> As visible from Fig. 58, 9 x-ray detectors (each with  $16 \times 16$  pixel resolution) are overlapped to create a larger detector array. The assembly technique can be scaled up to even larger x-ray imaging arrays enabling applications in the medical imaging, e.g., single-exposure and low-dose digital radiography. In 2015, Gelinck *et al.* presented a flexible x-ray detector based




FIG. 57. X-ray image obtained from an 80 kV exposure with a flexible flat panel x-ray detector array fabricated with an IGZO TFT backplane on PET. The black dots and lines are defects. Reproduced with permission from R. A. Lujan and R. A. Street, *IEEE Electron Device Lett.* **33**, 688 (2012). Copyright 2012 Institute of Electrical and Electronic Engineers.




FIG. 58. Large-area flexible composite x-ray detector constituted by a  $3 \times 3$  active matrix array of 9 individual flexible x-ray detectors based on a continuous photodiodes and IGZO TFT backplanes. Reproduced with permission from Smith *et al.*, *IEEE Trans. Compon., Packag., Manuf. Technol.* **4**, 1109 (2014). Copyright 2014 Institute of Electrical and Electronic Engineers.

on an organic photodetector (OPD) layer and an IGZO TFT backplane all integrated on a  $25 \mu\text{m}$  PEN foil.<sup>356</sup> The use of a solution-processed OPD instead of an a-Si photodiode allows reducing the number of photolithographic steps, opening the way to lower production costs. Using this flexible OPD/IGZO TFT x-ray detector, images with a resolution of  $120 \times 160$  pixel and pixel size of  $126 \mu\text{m}$  can be recorded at a high-resolution (10 frames/s).<sup>356</sup> The flexibility of all these x-ray imaging systems allows realizing curved detectors for applications such as computed tomography, where a round detector is more beneficial.

### C. Power transmission systems

Flexible wireless power transmission systems can be realized by utilizing two coils (source and receiver) and a rectifier circuit, which can be either implemented with p-n diodes<sup>81</sup> or with TFTs in diode load configuration (i.e., shorted gate-drain nodes).<sup>315</sup> In the following, we introduce the basic structure and operating principle of p-n diodes,

followed by an overview of the state-of-the-art flexible p-n diodes based on metal oxide semiconductors. Finally, we introduce two wireless power transmission systems developed, based on elastic NiO/IGZO diodes<sup>81</sup> and flexible diode load IGZO TFTs.<sup>315</sup>

### 1. Diodes

Diodes are electronic components with two terminals that conduct primarily in one direction. A p-n diode is realized by a p- and an n-type semiconductor brought in contact with each other to form a p-n junction.<sup>97</sup> The p-n junction facilitates the current conduction exclusively in one direction and suppresses the current flow in the other direction, acting thus as a rectifying element.<sup>97</sup> Instead of a semiconductor-semiconductor junction, a Schottky diode possesses a metal-semiconductor junction. Here, a Schottky barrier is formed, allowing the device to have a very high switching speed and a low forward voltage drop.<sup>97</sup> At the same time, also a diode-connected TFT with shorted drain and gate electrodes acts as a diode.<sup>357</sup>

### 2. Metal oxide semiconductor diodes

Flexible metal oxide semiconductor-based p-n diodes have been realized by employing n-type IGZO and either  $\text{Cu}_2\text{O}$  or NiO p-type semiconductors.<sup>81,358,359</sup> In particular, Chen *et al.* reported a mechanically flexible  $\text{Cu}_2\text{O}$ /IGZO p-n diode on PEN.<sup>358</sup> The authors demonstrated also the rectification characteristics of the  $\text{Cu}_2\text{O}$ /IGZO diode by converting an AC voltage of 4 V into a DC voltage of around 2.5 V.<sup>358</sup> The  $-3 \text{ dB}$  frequency of around 27 MHz (even while bent to 20 mm radii) allows employing the rectifier even for HF applications.<sup>358</sup> Utilizing IGZO and NiO semiconductors, Münzenrieder *et al.* presented a mechanically bendable p-n diode fabricated at room temperature on PI.<sup>359</sup> The rectification properties of the NiO/IGZO diode have been shown even down to a radius of 10 mm. The 4.7% increased rectified voltage for the bent NiO/IGZO rectifier is attributed to the enhanced conductivity of the bent diode compared with the flat one.<sup>359</sup> Flexible Schottky diodes based on metal oxide semiconductors have been demonstrated with both ZnO and IGZO.<sup>360–363</sup> Specifically, Zhang *et al.* presented an Ag/ZnO Schottky diode fabricated on ITO-coated PET substrates bendable down to a radius of 30 mm.<sup>360</sup> Notably, in a follow-up work, Zhang *et al.* further successfully increased the cutoff frequency to 6.3 GHz, which is well beyond the critical speed of 2.45 GHz needed for principal frequency bands for smartphones.<sup>362</sup> Another work by Chasin *et al.* showed IGZO-based Schottky diodes converting 3 V AC voltage into a 1.7 V DC voltage at a cutoff frequency of 1.1 GHz.<sup>361</sup> Only recently, Semple *et al.* showed solution-processed Schottky diodes based on ZnO, which have a cut-off frequency well beyond 20 MHz.<sup>363</sup>

### 3. Diode-based power transmission systems

Utilizing a rectifier circuit constituted by 4 NiO/IGZO p-n diodes in a bridge configuration, Münzenrieder *et al.* realized an elastic and conformable wireless power transmission system (Figs. 59(a) and 59(b)). In the system by




FIG. 59. Elastic wireless power transmission system: (a) circuit schematic, (b) optical micrograph, and (c) time evolution of the input and output signals. The system is capable of transmitting a DC voltage of around 2.1 V (the transmitted power is of 450  $\mu$ W), even when conformed around an artificial hip joint with a radius of 14 mm. Reproduced with permission from Münzenrieder *et al.*, Adv. Electron. Mater. 1, 1400038 (2015). Copyright 2015 John Wiley and Sons.

Münzenrieder *et al.*, an AC voltage is first transferred wirelessly via inductive coupling of two coils (source and receiver) and subsequently rectified by the diode bridge (Fig. 59).<sup>81</sup> The transmitted DC power of 450  $\mu$ W is sufficient to supply standard metal oxide semiconductor-based circuits. Furthermore, the wireless power transmission system is functional while conformably wrapped around an artificial hip joint (at a radius of 14 mm), as shown in Fig. 59(c).

#### 4. TFT-based power transmission systems

It is also possible to rectify a wireless transmitted AC voltage utilizing flexible IGZO TFTs in diode load configuration, as demonstrated by Myny *et al.*<sup>315</sup> In this particular example, Myny *et al.* employed the rectified voltage to power an NFC tag on PET (typical transmitted power of  $\approx 10$   $\mu$ W).

### D. Data transmission systems

Aside optical displays, one of the main application areas of flexible metal oxide semiconductor TFT is that of large-scale, cheap, and disposable data transmission systems, such as RFID/NFC tags and smart labels.<sup>87</sup> In this field, special features like transparency would even enable new application frontiers, such as flexible and transparent RFID/NFC tags seamlessly embedded in food and water packages, mirrors, windows, or even books.

#### 1. NFC tags

Myny *et al.* demonstrated a flexible NFC tag based on at least 218 IGZO TFTs on PET.<sup>315</sup> Details of the circuit block diagram can be found in Sec. IV B. The flexible NFC tag is powered by inductively coupling it to a commercial USB-connected NFC reader (operating at 13.56 MHz and at a maximum distance of 5.2 cm).<sup>315</sup> As a main result, Myny *et al.* demonstrated that the flexible IGZO-based NFC tag can meet the key requirements for RFID/NFC applications (e.g., power consumption, data rates, and signal encoding).<sup>315</sup>

### E. Data storage systems

Storing data is also essential for flexible electronic systems. As already seen in Sections II and III, ferroelectric

P(VDF-TrFE)<sup>132,136,146,149,167,273</sup> or chicken albumen<sup>204</sup> gate dielectrics allow realizing non-volatile 1-bit memory elements. To this regard, Van Breemen *et al.* demonstrated a non-volatile memory array [16  $\times$  16 IGZO TFTs with P(VDF-TrFE) gate dielectrics on PEN] with retention times of up to 12 days.<sup>167</sup> The same group reported also the integration of a similar flexible non-volatile memory array (4  $\times$  4) with a TFT addressing circuit (based on standard BG IGZO devices) that can read and write each single memory element of the array.<sup>136</sup> It was shown that the IGZO TFT-based addressing circuit is able to successfully program/erase the non-volatile memory array using 10 ms per memory element. Furthermore, a suitable margin of 4 V between the “0” and “1” states allows a fast and reliable read-out of the stored data.

### VI. CONCLUSIONS

Flexible metal oxide semiconductor-based TFTs have not only made their entry in the market of optical displays<sup>30</sup> but also shown to be suitable for other novel electronic systems, e.g., for sensorics, power supplies, as well as data storage and transmission. This wide range of applicability of flexible metal oxide semiconductor technology is owed to its excellent electrical and mechanical properties, combined with unique features like transparency, light-weight, 3D conformability, stretchability, and/or solution-processability. In this paper, we have reviewed the state-of-the-art of flexible TFTs, circuits, and systems based on metal oxide semiconductors. Significant attention has been devoted to aspects especially important for flexible devices: from the materials (i.e., substrates that are flexible, temperature- and chemical-resistant, etc.), the fabrication techniques (i.e., substrate preparation, low temperature deposition methods, layer structuring on dimensionally unstable substrate, etc.), the electrical performance, the mechanical properties (i.e., bendability and improvement of bendability) to special features (i.e., transparency, stretchability, dissolubility, etc.). The main part of the review has described the currently available approaches to realize flexible TFTs based on vacuum-deposited n-type metal oxide semiconductors. However, also novel topics like solution-processing and hole conduction in flexible metal oxide semiconductor TFTs have been



thoroughly reported. Given the recent progresses achieved in the large-area integration of flexible devices, a relevant part of the review has focused on circuits, as well as on systems based on metal oxide semiconductor TFTs. Examples of novel large-area flexible electronic systems include flexible, textile-integrated, rollable and/or foldable optical displays,<sup>39,40,127,158,175,176,203,214,310,316,346–352</sup> flexible and/or stretchable systems for temperature,<sup>343</sup> pH,<sup>166,185</sup> and x-ray sensing,<sup>322,355,356</sup> wireless power transmission,<sup>81,315</sup> as well as non-volatile storage and NFC transmission of data.<sup>136,167,204,315</sup> Despite the advances that flexible metal oxide semiconductor TFTs have witnessed in the last decade, there are still some bottlenecks that prevent the commercialization of this technology in new areas of application beyond optical displays. To broaden the field of application of flexible metal oxide semiconductor TFTs, future work should focus first of all on the optimization and establishment of the developed technology. In particular, specifically complete TFT models simulating both electrical and mechanical TFT properties are necessary to predict the performance under every circumstance, e.g., substrate fabrication, peeling and/or transferring, as well as bending and/or stretching. In addition to the development of suitable models, further advances in the material technology are also necessary. This means combining advanced flexible substrates (i.e., ultra-thin, light-weight, transparent, conformable, stretchable, biocompatible, biodegradable, and/or cheap) with suitable device layers (i.e., thin, ductile, transparent, biocompatible, and/or biodegradable) to realize a broad range of flexible devices: from TFTs, circuits, sensors, display elements, actuators to power supplies. Furthermore, with the help of suitable models, many efforts need to be devoted also in the heterogeneous integration of all these devices over large-area flexible substrates in order to achieve electrically and mechanically robust and reliable systems. Finally, future commercialization of flexible metal oxide semiconductor electronics calls for a reduction of the manufacturing cost. To this regard, scalable and high-throughput solution-processing fabrication techniques on large-area flexible substrates need to be optimized and established, aiming especially at fully printed or roll-to-roll manufacturing processes.<sup>87,119</sup> Once these issues will be solved, flexible metal oxide semiconductor-based devices promise to be integrated into everyday objects, such as disposable and inexpensive consumer products like smart labels for food, water, and plant monitoring,<sup>1,80,166</sup> autonomous textile-integrated systems for healthcare, sport, and automotive,<sup>5,6</sup> conformable and stretchable devices for robotic artificial skins,<sup>19</sup> as well as imperceptible and implantable prostheses or diagnostic tools.<sup>13,15,353</sup> Even if at present there is still work to be done, the speed of development that this field has undergone in the last years lets us foresee that flexible metal oxide semiconductor-based technology will play a key role in tomorrow's electronic scenario.

## ACKNOWLEDGMENTS

We acknowledge great input and fruitful discussions on the topic of flexible metal oxide semiconductor TFTs of Dr. C. Zysset, Dr. T. Kinkeldei, Dr. G. A. Salvatore, A. Daus, S.

Knobelspies (all ETH Zurich), Dr. K. Ishida, Dr. T. Meister, R. Shabanpour, Dr. B. Kheradmand-Boroujeni, Dr. C. Carta, Professor Ellinger (all TU Dresden), Dr. P. Pattanasattayavong, Dr. Y.-H. Lin, Dr. N. Yaacobi-Gross (all Imperial College), and Professor S. Bauer (JKU Linz). This work was funded, in part, by the European Commission through the Seventh Framework Projects (FP7): Flexible multifunctional bendable integrated light-weight ultra-thin systems (FLEXIBILITY), Grant Agreement No. FP7-287568. This work was also partially funded by the SNF/DFG DACH FFlexCom project: Wireless Indium-Gallium-Zinc-Oxide Transmitters and Devices on Mechanically Flexible Thin-Film Substrates (WISDOM), SNF Grant No. 160347.

- <sup>1</sup>A. Nathan, A. Ahnood, M. T. Cole, S. Lee, Y. Suzuki, P. Hiralal, F. Bonaccorso, T. Hasan, L. Garcia-Gancedo, A. Dyadyusha, S. Haque, P. Andrew, S. Hofmann, J. Moultrie, D. Chu, A. J. Flewitt, A. C. Ferrari, M. J. Kelly, J. Robertson, G. A. J. Amarutunga, and W. I. Milne, *Proc. IEEE* **100**, 1486 (2012).
- <sup>2</sup>D. Makarov, M. Melzer, D. Karnaushenko, and O. G. Schmidt, *Appl. Phys. Rev.* **3**, 011101 (2016).
- <sup>3</sup>M. Lee, C. Y. Chen, S. Wang, S. N. Cha, Y. J. Park, J. M. Kim, L. J. Chou, and Z. L. Wang, *Adv. Mater.* **24**, 1759 (2012).
- <sup>4</sup>S. Gong, W. Schwalb, Y. Wang, Y. Chen, Y. Tang, J. Si, B. Shirinzadeh, and W. Cheng, *Nat. Commun.* **5**, 3132 (2014).
- <sup>5</sup>K. Cherenack, C. Zysset, T. Kinkeldei, N. Münzenrieder, and G. Tröster, *Adv. Mater.* **22**, 5178 (2010).
- <sup>6</sup>K. Cherenack and L. Van Pieterse, *J. Appl. Phys.* **112**, 091301 (2012).
- <sup>7</sup>C. Zysset, T. Kinkeldei, N. Münzenrieder, L. Petti, G. Salvatore, and G. Tröster, *Text. Res. J.* **83**, 1130 (2013).
- <sup>8</sup>S. Lee, S. Jeon, R. Chaji, and A. Nathan, *Proc. IEEE* **103**, 644 (2015).
- <sup>9</sup>A. Nathan, S. Lee, S. Jeon, and R. Chaji, in *IEEE Int. Electron Devices Meet. (IEDM)* (2015), pp. 149–152.
- <sup>10</sup>S. Wagner, S. P. Lacour, J. Jones, P. H. I. Hsu, J. C. Sturm, T. Li, and Z. Suo, *Physica E* **25**, 326 (2004).
- <sup>11</sup>D.-H. Kim, N. Lu, R. Ma, Y.-S. Kim, R.-H. Kim, S. Wang, J. Wu, S. M. Won, H. Tao, A. Islam, K. J. Yu, T.-I. Kim, R. Chowdhury, M. Ying, L. Xu, M. Li, H.-J. Chung, H. Keum, M. McCormick, P. Liu, Y.-W. Zhang, F. G. Omenetto, Y. Huang, T. Coleman, and J. A. Rogers, *Science* (80-) **333**, 838 (2011).
- <sup>12</sup>Y. Y. Hsu, H. James, R. Ghaffari, B. Ives, P. Wei, L. Klinker, B. Morey, B. Elolampi, D. Davis, C. Rafferty, and K. Dowling, in *Proc. Int. Microsystems, Packag. Assem. Circuits Conf.* (2012), pp. 228–231.
- <sup>13</sup>T. Sekitani and T. Someya, *MRS Bull.* **37**, 236 (2012).
- <sup>14</sup>T. Sekitani, M. Kaltenbrunner, T. Yokota, and T. Someya, in *SID Symp. Dig. Tech. Pap.* (2014), pp. 122–125.
- <sup>15</sup>S. Xu, Y. Zhang, L. Jia, K. E. Mathewson, K.-I. Jang, J. Kim, H. Fu, X. Huang, P. Chava, R. Wang, S. Bhole, L. Wang, Y. J. Na, Y. Guan, M. Flavin, Z. Han, Y. Huang, and J. A. Rogers, *Science* (80-) **344**, 70 (2014).
- <sup>16</sup>Y.-Y. Hsu, C. Papakyrikos, M. Raj, M. Dalal, P. Wei, X. Wang, G. Huppert, B. Morey, and R. Ghaffari, in *IEEE Conf. on Electron. Components Technol.* (2014), pp. 145–150.
- <sup>17</sup>V. J. Lumelsky, V. J. Lumelsky, M. S. Shur, M. S. Shur, S. Wagner, and S. Wagner, *IEEE Sens. J.* **1**, 41 (2001).
- <sup>18</sup>M. L. Hammock, A. Chortos, B. C. K. Tee, J. B. H. Tok, and Z. Bao, *Adv. Mater.* **25**, 5997 (2013).
- <sup>19</sup>S. Bauer, *Nat. Mater.* **12**, 871 (2013).
- <sup>20</sup>J. Viventi, D.-H. Kim, L. Vigeland, E. S. Frechette, J. A. Blanco, Y.-S. Kim, A. E. Avrin, V. R. Tiruvadi, S.-W. Hwang, A. C. Vanleer, D. F. Wulsin, K. Davis, C. E. Gelber, L. Palmer, J. Van der Spiegel, J. Wu, J. Xiao, Y. Huang, D. Contreras, J. A. Rogers, and B. Litt, *Nat. Neurosci.* **14**, 1599 (2011).
- <sup>21</sup>G. Park, H. J. Chung, K. Kim, S. A. Lim, J. Kim, Y. S. Kim, Y. Liu, W. H. Yeo, R. H. Kim, S. S. Kim, J. S. Kim, Y. H. Jung, T. il Kim, C. Yee, J. A. Rogers, and K. M. Lee, *Adv. Healthcare Mater.* **3**, 515 (2014).
- <sup>22</sup>J. A. Rogers, R. Ghaffari, and D.-H. Kim, *Stretchable Bioelectronics for Medical Devices and Systems* (Springer, 2016), pp. 1–314.

- <sup>23</sup>D. Karnaushenko, N. Münzenrieder, D. D. Karnaushenko, B. Koch, A. K. Meyer, S. Baunack, L. Petti, G. Tröster, D. Makarov, and O. G. Schmidt, *Adv. Mater.* **27**, 6797 (2015).
- <sup>24</sup>D.-H. Kim, J. Viventi, J. J. Amsden, J. Xiao, L. Vigeland, Y.-S. Kim, J. A. Blanco, B. Panilaitis, E. S. Frechette, D. Contreras, D. L. Kaplan, F. G. Omenetto, Y. Huang, K.-C. Hwang, M. R. Zakin, B. Litt, and J. A. Rogers, *Nat. Mater.* **9**, 511 (2010).
- <sup>25</sup>S.-W. Hwang, H. Tao, D.-H. Kim, H. Cheng, J.-K. Song, E. Rill, M. A. Brenckle, B. Panilaitis, S. M. Won, Y.-S. Kim, Y. M. Song, K. J. Yu, A. Ameen, R. Li, Y. Su, M. Yang, D. L. Kaplan, M. R. Zakin, M. J. Slepian, Y. Huang, F. G. Omenetto, and J. A. Rogers, *Science* (80-) **337**, 1640 (2012).
- <sup>26</sup>S. Bauer and M. Kaltenbrunner, *ACS Nano* **8**, 5380 (2014).
- <sup>27</sup>D.-H. Kim, N. Lu, R. Ghaffari, Y.-S. Kim, S. P. Lee, L. Xu, J. Wu, R.-H. Kim, J. Song, Z. Liu, J. Viventi, B. de Graff, B. Elolampi, M. Mansour, M. J. Slepian, S. Hwang, J. D. Moss, S.-M. Won, Y. Huang, B. Litt, and J. A. Rogers, *Nat. Mater.* **10**, 316 (2011).
- <sup>28</sup>D.-H. Kim, R. Ghaffari, N. Lu, S. Wang, S. P. Lee, H. Keum, R. D'Angelo, L. Klinker, Y. Su, C. Lu, Y.-S. Kim, A. Ameen, Y. Li, Y. Zhang, B. de Graff, Y.-Y. Hsu, Z. Liu, J. Ruskin, L. Xu, C. Lu, F. G. Omenetto, Y. Huang, M. Mansour, M. J. Slepian, and J. A. Rogers, *Proc. Natl. Acad. Sci. U.S.A.* **109**, 19910 (2012).
- <sup>29</sup>K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, *Nature* **432**, 488 (2004).
- <sup>30</sup>P. Heremans, A. K. Tripathi, A. de Jamblinne de Meux, E. C. P. Smits, B. Hou, G. Pourtois, and G. H. Gelinck, *Adv. Mater.* (2015).
- <sup>31</sup>R. A. Street, *Technology and Applications of Amorphous Silicon* (Springer Science & Business Media, 2000).
- <sup>32</sup>K. H. Cherenack, A. Z. Kattamis, B. Hekmatshoar, J. C. Sturm, and S. Wagner, *IEEE Electron Device Lett.* **28**, 1004 (2007).
- <sup>33</sup>A. Facchetti, *Mater. Today* **10**, 28 (2007).
- <sup>34</sup>S. D. Brotherton, *Semicond. Sci. Technol.* **10**, 721 (1995).
- <sup>35</sup>A. Pecora, L. Maiolo, M. Cuscunà, D. Simeone, A. Minotti, L. Mariucci, and G. Fortunato, *Solid-State Electron.* **52**, 348 (2008).
- <sup>36</sup>E. Fortunato, P. Barquinha, and R. Martins, *Adv. Mater.* **24**, 2945 (2012).
- <sup>37</sup>J. F. Wager, *Inf. Display* **30**(2), 26 (2014).
- <sup>38</sup>T. Yamamoto, T. Takei, Y. Nakajima, Y. Fujisaki, T. Furukawa, M. Hosoi, A. Kinoshita, and H. Fujikake, *IEEE Trans. Ind. Appl.* **48**, 1662 (2012).
- <sup>39</sup>A. Chida, K. Hatano, T. Inoue, N. Senda, T. Sakuishi, H. Ikeda, S. Seo, Y. Hirakata, S. Y. S. Yasumoto, M. Sato, Y. Yasuda, S. Okazaki, W. Nakamura, and S. Mitsui, in *SID Symp. Dig. Tech. Pap.* (2013), pp. 196–198.
- <sup>40</sup>Y. Nakajima, M. Nakata, T. Takei, H. Fukagawa, G. Motomura, H. Tsuji, T. Shimizu, Y. Fujisaki, T. Kurita, and T. Yamamoto, *J. Soc. Inf. Disp.* **22**, 137 (2014).
- <sup>41</sup>M. Nag, A. Chasin, M. Rockele, S. Steudel, K. Myny, A. Bhoolokam, A. Tripathi, B. Van Der Putten, A. Kumar, J. L. Van Der Steen, J. Genoe, F. Li, J. Maas, E. Van Veenendaal, G. Gelinck, and P. Heremans, *J. Soc. Inf. Disp.* **21**, 129 (2013).
- <sup>42</sup>J. E. Lilienfeld, U.S. patent 1,745,175 (1930).
- <sup>43</sup>J. E. Lilienfeld, U.S. patent 1,877,140 (1932).
- <sup>44</sup>J. E. Lilienfeld, U.S. patent 1,900,018 (1933).
- <sup>45</sup>P. Weimer, *Proc. IRE* **50**, 1462 (1962).
- <sup>46</sup>H. A. Klasens and H. Koelmans, *Solid-State Electron.* **7**, 701 (1964).
- <sup>47</sup>G. F. Boesen and J. E. Jacobs, *Proc. IEEE* **56**, 2094 (1968).
- <sup>48</sup>A. Aoki and H. Sasakura, *Jpn. J. Appl. Phys., Part 1* **9**, 582 (1970).
- <sup>49</sup>M. W. J. Prins, K. O. Grosse-Holz, G. Müller, J. F. M. Cillessen, J. B. Giesbers, R. P. Weening, and R. M. Wolf, *Appl. Phys. Lett.* **68**, 3650 (1996).
- <sup>50</sup>C. H. Seager, D. C. McIntyre, W. L. Warren, and B. A. Tuttle, *Appl. Phys. Lett.* **68**, 2660 (1996).
- <sup>51</sup>R. L. Hoffman, B. J. Norris, and J. F. Wager, *Appl. Phys. Lett.* **82**, 733 (2003).
- <sup>52</sup>P. F. Garcia, R. S. McLean, M. H. Reilly, and G. Nunes, *Appl. Phys. Lett.* **82**, 1117 (2003).
- <sup>53</sup>S. Masuda, K. Kitamura, Y. Okumura, S. Miyatake, H. Tabata, and T. Kawai, *J. Appl. Phys.* **93**, 1624 (2003).
- <sup>54</sup>J. Nishii, F. M. Hossain, S. Takagi, T. Aita, K. Saikusa, Y. Ohmaki, I. Ohkubo, S. Kishimoto, A. Ohtomo, T. Fukumura, F. Matsukura, Y. Ohno, H. Koinuma, H. Ohno, and M. Kawasaki, *Jpn. J. Appl. Phys., Part 2* **42**, L347 (2003).
- <sup>55</sup>Y. W. Heo, L. C. Tien, Y. Kwon, D. P. Norton, S. J. Pearton, B. S. Kang, and F. Ren, *Appl. Phys. Lett.* **85**, 2274 (2004).
- <sup>56</sup>Q. H. Li, Q. Wan, Y. X. Liang, and T. H. Wang, *Appl. Phys. Lett.* **84**, 4556 (2004).
- <sup>57</sup>E. M. C. Fortunato, P. M. C. Barquinha, A. C. M. B. G. Pimentel, A. M. F. Gonçalves, A. J. S. Marques, R. F. P. Martins, and L. M. N. Pereira, *Appl. Phys. Lett.* **85**, 2541 (2004).
- <sup>58</sup>E. M. C. Fortunato, P. M. C. Barquinha, A. C. M. B. G. Pimentel, A. M. F. Gonçalves, A. J. S. Marques, L. M. N. Pereira, and R. F. P. Martins, *Adv. Mater.* **17**, 590 (2005).
- <sup>59</sup>P. F. Garcia, R. S. McLean, and M. H. Reilly, *J. Soc. Inf. Disp.* **13**, 547 (2005).
- <sup>60</sup>B. Norris, J. Anderson, J. Wager, and D. Keszler, *J. Phys. D: Appl. Phys.* **36**, L105 (2003).
- <sup>61</sup>D. Zhang, C. Li, S. Han, X. Liu, T. Tang, W. Jin, and C. Zhou, *Appl. Phys. Lett.* **82**, 112 (2003).
- <sup>62</sup>R. E. Presley, C. L. Munsee, C.-H. Park, D. Hong, J. F. Wager, and D. A. Keszler, *J. Phys. D: Appl. Phys.* **37**, 2810 (2004).
- <sup>63</sup>K. Nomura, H. Ohta, K. Ueda, T. Kamiya, M. Hirano, and H. Hosono, *Science* (80-) **300**, 1269 (2003).
- <sup>64</sup>W. Jackson, R. Hoffman, and G. Herman, *Appl. Phys. Lett.* **87**, 193503 (2005).
- <sup>65</sup>H. Q. Chiang, J. F. Wager, R. L. Hoffman, J. Jeong, and D. A. Keszler, *Appl. Phys. Lett.* **86**, 013503 (2005).
- <sup>66</sup>N. L. Dehuff, E. S. Kettenring, D. Hong, H. Q. Chiang, J. F. Wager, R. L. Hoffman, C. H. Park, and D. A. Keszler, *J. Appl. Phys.* **97**, 64505 (2005).
- <sup>67</sup>A. Suresh, P. Wellenius, A. Dhawan, and J. Muth, *Appl. Phys. Lett.* **90**, 123512 (2007).
- <sup>68</sup>J.-S. Park, J. K. Jeong, Y.-G. Mo, H. D. Kim, and S.-I. Kim, *Appl. Phys. Lett.* **90**, 262106 (2007).
- <sup>69</sup>H. Kumomi, K. Nomura, T. Kamiya, and H. Hosono, *Thin Solid Films* **516**, 1516 (2008).
- <sup>70</sup>P. C. Chang, Z. Fan, W. Y. Tseng, A. Rajagopal, and J. G. Lu, *Appl. Phys. Lett.* **87**, 222102 (2005).
- <sup>71</sup>Y. Ogo, H. Hiramatsu, K. Nomura, H. Yanagi, T. Kamiya, M. Hirano, and H. Hosono, *Appl. Phys. Lett.* **93**, 032113 (2008).
- <sup>72</sup>Y. Ogo, H. Hiramatsu, K. Nomura, H. Yanagi, T. Kamiya, M. Kimura, M. Hirano, and H. Hosono, *Phys. Status Solidi A* **206**, 2187 (2009).
- <sup>73</sup>K. Matsuzaki, K. Nomura, H. Yanagi, T. Kamiya, M. Hirano, and H. Hosono, *Appl. Phys. Lett.* **93**, 202107 (2008).
- <sup>74</sup>K. Matsuzaki, K. Nomura, H. Yanagi, T. Kamiya, M. Hirano, and H. Hosono, *Phys. Status Solidi A* **206**, 2192 (2009).
- <sup>75</sup>H. Shimotani, H. Suzuki, K. Ueno, M. Kawasaki, and Y. Iwasa, *Appl. Phys. Lett.* **92**, 242107 (2008).
- <sup>76</sup>S. Ju, A. Facchetti, Y. Xuan, J. Liu, F. Ishikawa, P. Ye, C. Zhou, T. J. Marks, and D. B. Janes, *Nat. Nanotechnol.* **2**, 378 (2007).
- <sup>77</sup>E. Fortunato, N. Correia, P. Barquinha, L. Pereira, G. Gonçalves, and R. Martins, *IEEE Electron Device Lett.* **29**, 988 (2008).
- <sup>78</sup>K. Park, D.-K. Lee, B.-S. Kim, H. Jeon, N.-E. Lee, D. Whang, H.-J. Lee, Y. J. Kim, and J.-H. Ahn, *Adv. Funct. Mater.* **20**, 3577 (2010).
- <sup>79</sup>R. Martins, A. Nathan, R. Barros, L. Pereira, P. Barquinha, N. Correia, R. Costa, A. Ahnood, I. Ferreira, and E. Fortunato, *Adv. Mater.* **23**, 4491 (2011).
- <sup>80</sup>G. A. Salvatore, N. Münzenrieder, T. Kinkeldei, L. Petti, C. Zysset, I. Strebel, L. Büthe, and G. Tröster, *Nat. Commun.* **5**, 2982 (2014).
- <sup>81</sup>N. Münzenrieder, G. Cantarella, C. Vogt, L. Petti, L. Büthe, G. A. Salvatore, Y. Fang, R. Andri, Y. Lam, R. Libanori, D. Widner, A. R. Studart, and G. Tröster, *Adv. Electron. Mater.* **1**, 1400038 (2015).
- <sup>82</sup>S. H. Jin, S.-K. Kang, I.-T. Cho, S. Y. Han, H. U. Chung, D. J. Lee, J. Shin, G. W. Baek, T.-I. Kim, J.-H. Lee, and J. A. Rogers, *ACS Appl. Mater. Interfaces* **7**, 8268 (2015).
- <sup>83</sup>Y. S. Rim, H. Chen, Y. Liu, S.-h. Bae, H. J. Kim, and Y. Yang, *ACS Nano* **8**, 9680 (2014).
- <sup>84</sup>N. Münzenrieder, L. Petti, C. Zysset, D. Gork, L. Büthe, G. A. Salvatore, and G. Tröster, in *Proc. of Eur. Solid-State Device Res. Conf. (ESSDERC)* (2013), pp. 362–365.
- <sup>85</sup>A. C. Tickle, *Thin-Film Transistors: A New Approach to Microelectronics* (John Wiley & Sons, 1969).
- <sup>86</sup>J. T. Wallmark and H. Johnson, *Field-Effect Transistors: Physics, Technology and Applications* (Prentice Hall, 1966).
- <sup>87</sup>S. R. Thomas, P. Pattanasattayavong, and T. D. Anthopoulos, *Chem. Soc. Rev.* **42**, 6910 (2013).
- <sup>88</sup>J. S. Park, W.-J. Maeng, H.-S. Kim, and J.-S. Park, *Thin Solid Films* **520**, 1679 (2012).
- <sup>89</sup>H. Lim, H. Yin, J. S. Park, I. Song, C. Kim, J. Park, S. Kim, S. W. Kim, C. B. Lee, Y. C. Kim, Y. S. Park, and D. Kang, *Appl. Phys. Lett.* **93**, 063505 (2008).
- <sup>90</sup>N. Münzenrieder, C. Zysset, L. Petti, T. Kinkeldei, G. A. Salvatore, and G. Tröster, *Solid-State Electron.* **84**, 198 (2013).

- <sup>91</sup>S. Ho Rha, J. Jung, Y. Soo Jung, Y. Jang Chung, U. Ki Kim, E. Suk Hwang, B. Keon Park, T. Joo Park, J.-H. Choi, and C. Seong Hwang, *Appl. Phys. Lett.* **100**, 203510 (2012).
- <sup>92</sup>L. Petti, P. Aguirre, N. Münzenrieder, G. A. Salvatore, C. Zysset, A. Frutiger, L. Büthe, C. Vogt, and G. Tröster, in *IEEE Int. Electron Devices Meet. (IEDM)* (IEEE, 2013), pp. 296–299.
- <sup>93</sup>C.-S. Hwang, S.-H. K. Park, H. Oh, M.-K. Ryu, K.-I. Cho, and S.-M. Yoon, *IEEE Electron Device Lett.* **35**, 360 (2014).
- <sup>94</sup>S. F. Nelson and L. W. Tutt, in *71th Device Res. Conf.* (2013), pp. 169–170.
- <sup>95</sup>S. Ho Rha, U. Ki Kim, J. Jung, E. Suk Hwang, J.-H. Choi, and C. Seong Hwang, *Appl. Phys. Lett.* **103**, 183503 (2013).
- <sup>96</sup>Y. Liu, H. Zhou, R. Cheng, W. Yu, Y. Huang, and X. Duan, *Nano Lett.* **14**, 1413 (2014).
- <sup>97</sup>S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices* (John Wiley & Sons, 2006).
- <sup>98</sup>H. Shichman and D. Hodges, *IEEE J. Solid-State Circuits* **3**, 285 (1968).
- <sup>99</sup>E. S. Yang, *Microelectronic Devices* (McGraw-Hill, Inc., New York, 1988).
- <sup>100</sup>D. K. Schroder, *Semiconductor Material and Device Characterization* (John Wiley & Sons, 2006).
- <sup>101</sup>A. Ortiz-Conde, F. G. Sanchez, J. Liou, A. Cerdeira, M. Estrada, and Y. Yue, *Microelectron. Reliab.* **42**, 583 (2002).
- <sup>102</sup>D. Geng, D. H. Kang, M. J. Seok, M. Mativenga, and J. Jang, *IEEE Electron Device Lett.* **33**, 1012 (2012).
- <sup>103</sup>L. Petti, F. Bottacchi, N. Münzenrieder, H. Faber, G. Cantarella, C. Vogt, L. Büthe, I. Namal, F. Spaeth, T. Hertel, T. D. Anthopoulos, and G. Tröster, in *IEEE Int. Electron Devices Meet. (IEDM)* (IEEE, 2014), pp. 26.4.1–26.4.4.
- <sup>104</sup>L. Y. Su, H. Y. Lin, H. K. Lin, S. L. Wang, L. H. Peng, and J. Huang, *IEEE Electron Device Lett.* **32**, 1245 (2011).
- <sup>105</sup>E. N. Cho, J. H. Kang, and I. Yun, *Curr. Appl. Phys.* **11**, 1015 (2011).
- <sup>106</sup>N. Münzenrieder, G. A. Salvatore, L. Petti, C. Zysset, L. Büthe, C. Vogt, G. Cantarella, and G. Tröster, *Appl. Phys. Lett.* **105**, 263504 (2014).
- <sup>107</sup>Y. Shimura, K. Nomura, H. Yanagi, T. Kamiya, M. Hirano, and H. Hosono, *Thin Solid Films* **516**, 5899 (2008).
- <sup>108</sup>W. S. Kim, Y. K. Moon, K. T. Kim, J. H. Lee, B. D. Ahn, and J. W. Park, *Thin Solid Films* **518**, 6357 (2010).
- <sup>109</sup>B. Du Ahn, H. S. Shin, H. J. Kim, J. S. Park, and J. K. Jeong, *Appl. Phys. Lett.* **93**, 203506 (2008).
- <sup>110</sup>J. P. Campbell, K. P. Cheung, S. Member, J. S. Suehle, and A. Oates, *IEEE Electron Device Lett.* **32**, 1047 (2011).
- <sup>111</sup>R. Gregorian and C. T. Gabor, *Analog MOS Integrated Circuits for Signal Processing* (John Wiley & Sons, New York, 1986), p. 614.
- <sup>112</sup>D. Lovelace, J. Costa, and N. Camilleri, in *IEEE MTT-S Int. Microw. Symp. Dig.* (1994), pp. 865–868.
- <sup>113</sup>N. Münzenrieder, L. Petti, C. Zysset, G. A. Salvatore, T. Kinkeldei, C. Perumal, C. Carta, F. Ellinger, and G. Tröster, in *IEEE Int. Electron Devices Meet. (IEDM)* (IEEE, 2012), pp. 96–99.
- <sup>114</sup>N. Münzenrieder, L. Petti, C. Zysset, T. Kinkeldei, G. A. Salvatore, and G. Tröster, *IEEE Trans. Electron Devices* **60**, 2815 (2013).
- <sup>115</sup>J.-Y. Kwon, D.-J. Lee, and K.-B. Kim, *Electron. Mater. Lett.* **7**, 1 (2011).
- <sup>116</sup>B. D. Ahn, H.-J. Jeon, J. Sheng, J. Park, and J.-S. Park, *Semicond. Sci. Technol.* **30**, 064001 (2015).
- <sup>117</sup>T. Kamiya and H. Hosono, *NPG Asia Mater.* **2**, 15 (2010).
- <sup>118</sup>H. Klauk, U. Zschieschang, J. Pfau, and M. Halik, *Nature* **445**, 745 (2007).
- <sup>119</sup>Y. H. Kim and S. K. Park, in *Large Area Flex. Electron.* (John Wiley & Sons, 2015), pp. 101–116.
- <sup>120</sup>Z. Wang, P. K. Nayak, J. A. Caraveo-Frescas, and H. N. Alshareef, *Adv. Mater.* **28**(20), 3831 (2016).
- <sup>121</sup>T. Minami, *Semicond. Sci. Technol.* **20**, S35 (2005).
- <sup>122</sup>Y. Vygranenko, K. Wang, and A. Nathan, *Appl. Phys. Lett.* **91**, 263508 (2007).
- <sup>123</sup>K. Matsuzaki, H. Yanagi, T. Kamiya, H. Hiramatsu, K. Nomura, M. Hirano, and H. Hosono, *Appl. Phys. Lett.* **88**, 092106 (2006).
- <sup>124</sup>L. Zhang, J. Li, X. W. Zhang, X. Y. Jiang, and Z. L. Zhang, *Appl. Phys. Lett.* **95**, 072112 (2009).
- <sup>125</sup>K. J. Saji, M. K. Jayaraj, K. Nomura, T. Kamiya, and H. Hosono, *J. Electrochem. Soc.* **155**, H390 (2008).
- <sup>126</sup>M. Nakata, G. Motomura, Y. Nakajima, H. Tsuji, H. Fukagawa, T. Shimizu, T. Tsuzuki, Y. Fujisaki, and T. Yamamoto, *J. Soc. Inf. Disp.* **24**, 3 (2016).
- <sup>127</sup>G. Motomura, Y. Nakajima, T. Takei, T. Tsuzuki, H. Fukagawa, M. Nakata, H. Tsuji, T. Shimizu, K. Morii, M. Hasegawa, Y. Fujisaki, and T. Yamamoto, *ITE Trans. Media Technol. Appl.* **3**(2), 121 (2015).
- <sup>128</sup>S. Lee, A. Nathan, Y. Ye, Y. Guo, and J. Robertson, *Sci. Rep.* **5**, 13467 (2015).
- <sup>129</sup>C.-I. Kuan, H.-C. Lin, P.-W. Li, and T.-Y. Huang, *IEEE Electron Device Lett.* **37**, 303 (2016).
- <sup>130</sup>M. Ryu, T. S. Kim, K. S. Son, H. S. Kim, J. S. Park, J. B. Seon, S. J. Seo, S. J. Kim, E. Lee, H. Lee, S. H. Jeon, S. Han, and S. Y. Lee, in *IEEE Int. Electron Devices Meet. (IEDM)* (2012), Vol. 717, p. 112.
- <sup>131</sup>K. C. Ok, H. J. Jeong, H. S. Kim, and J. S. Park, *IEEE Electron Device Lett.* **36**, 38 (2015).
- <sup>132</sup>S.-W. Jung, J. B. Koo, C. W. Park, B. S. Na, J.-Y. Oh, S. S. Lee, and K.-W. Koo, *J. Vac. Sci. Technol., B* **33**, 051201 (2015).
- <sup>133</sup>M. Mativenga, D. Geng, B. Kim, and J. Jang, *ACS Appl. Mater. Interfaces* **7**, 1578 (2015).
- <sup>134</sup>A. Tari and W. S. Wong, *Appl. Phys. Lett.* **107**, 193502 (2015).
- <sup>135</sup>J. Park, C.-S. Kim, B. Du Ahn, H. Ryu, and H.-S. Kim, *J. Electroceram.* **35**, 106 (2015).
- <sup>136</sup>G. H. Gelinck, B. Cobb, A. J. J. M. van Breemen, and K. Myny, *Semicond. Sci. Technol.* **30**, 074003 (2015).
- <sup>137</sup>C. B. Park, H. I. Na, S. S. Yoo, and K.-S. Park, *Appl. Phys. Express* **9**, 031101 (2016).
- <sup>138</sup>K. Myny and S. Steudel, in *IEEE Int. Solid-State Circuits Conf. (ISSCC)* (2016), pp. 298–300.
- <sup>139</sup>S. J. Kim, W. H. Lee, C. W. Byun, C. S. Hwang, and S. M. Yoon, *IEEE Electron Device Lett.* **36**, 1153 (2015).
- <sup>140</sup>T. Kinkeldei, N. Münzenrieder, K. Cherenack, and G. Tröster, *IEEE Electron Device Lett.* **32**, 1743 (2011).
- <sup>141</sup>N. Münzenrieder, G. A. Salvatore, T. Kinkeldei, L. Petti, C. Zysset, L. Büthe, and G. Tröster, in *71th Device Res. Conf.* (2013), pp. 165–166.
- <sup>142</sup>C. W. Chien, C. H. Wu, Y. T. Tsai, Y. C. Kung, C. Y. Lin, P. C. Hsu, H. H. Hsieh, C. C. Wu, Y. H. Yeh, C. M. Leu, and T. M. Lee, *IEEE Trans. Electron Devices* **58**, 1440 (2011).
- <sup>143</sup>N. Münzenrieder, C. Zysset, T. Kinkeldei, and G. Tröster, *IEEE Trans. Electron Devices* **59**, 2153 (2012).
- <sup>144</sup>C. Y. Lin, C. W. Chien, C. C. Wu, Y. H. Yeh, C. C. Cheng, C. M. Lai, M. J. Yu, C. M. Leu, and T. M. Lee, *IEEE Trans. Electron Devices* **59**, 1956 (2012).
- <sup>145</sup>L. Petti, H. Faber, N. Münzenrieder, G. Cantarella, P. A. Patsalas, G. Tröster, and T. D. Anthopoulos, *Appl. Phys. Lett.* **106**, 092105 (2015).
- <sup>146</sup>L. Petti, N. Münzenrieder, G. A. Salvatore, C. Zysset, T. Kinkeldei, L. Büthe, and G. Tröster, *IEEE Trans. Electron Devices* **61**, 1085 (2014).
- <sup>147</sup>G. Cantarella, N. Münzenrieder, L. Petti, C. Vogt, L. Büthe, G. A. Salvatore, A. Daus, and G. Tröster, *IEEE Electron Device Lett.* **36**, 781 (2015).
- <sup>148</sup>S. A. Khan, P.-C. Kuo, A. Jamshidi-Roudbari, and M. Hatalis, in *68th Device Res. Conf.* (IEEE, 2010), pp. 119–120.
- <sup>149</sup>G. G. Lee, E. Tokumitsu, S. M. Yoon, Y. Fujisaki, J. W. Yoon, and H. Ishiura, *Appl. Phys. Lett.* **99**, 012901 (2011).
- <sup>150</sup>N. S. Münzenrieder, K. H. Cherenack, and G. Tröster, *Eur. Phys. J.: Appl. Phys.* **55**, 23904 (2011).
- <sup>151</sup>N. Münzenrieder, K. H. Cherenack, and G. Tröster, *IEEE Trans. Electron Devices* **58**, 2041 (2011).
- <sup>152</sup>B. U. Hwang, D. I. Kim, S. W. Cho, M. G. Yun, H. J. Kim, Y. J. Kim, H. K. Cho, and N. E. Lee, *Org. Electron.* **15**, 1458 (2014).
- <sup>153</sup>H. Xu, J. Pang, M. Xu, M. Li, Y. Guo, Z. Chen, L. Wang, J. Zou, H. Tao, L. Wang, and J. Peng, *ECS J. Solid State Sci. Technol.* **3**, Q3035 (2014).
- <sup>154</sup>H. H. Hsu, C. Y. Chang, and C. H. Cheng, *IEEE Electron Device Lett.* **34**, 768 (2013).
- <sup>155</sup>K.-C. Ok, S.-H. Ko Park, C.-S. Hwang, H. Kim, H. Soo Shin, J. Bae, and J.-S. Park, *Appl. Phys. Lett.* **104**, 063508 (2014).
- <sup>156</sup>F. Mahmoudabadi, X. Ma, M. K. Hatalis, K. N. Shah, and T. L. Levendusky, *Solid-State Electron.* **101**, 57 (2014).
- <sup>157</sup>H.-H. Hsu, Y.-C. Chiu, P. Chiou, and C.-H. Cheng, *J. Alloys Compd.* **643**, S133 (2015).
- <sup>158</sup>H. Xu, D. Luo, M. Xu, J. Zou, H. Tao, L. Wang, and J. Peng, *J. Mater. Chem. C* **2**, 1255 (2014).
- <sup>159</sup>H.-H. Hsieh and C.-C. Wu, in *SID Symp. Dig. Tech. Pap.* (2008), pp. 1207–1210.
- <sup>160</sup>G. J. Lee, J. Kim, J.-H. Kim, S. M. Jeong, J. E. Jang, and J. Jeong, *Semicond. Sci. Technol.* **29**, 035003 (2014).



- <sup>161</sup>S. Hong, M. Mativenga, and J. Jang, in *21st Int. Work on Act. Flatpanel Displays Devices (AM-FPD)* (2014), pp. 125–127.
- <sup>162</sup>R. M. Erb, K. H. Cherenack, R. E. Stahel, R. Libanori, T. Kinkeldei, N. Münzenrieder, G. Tröster, and A. R. Studart, *ACS Appl. Mater. Interfaces* **4**, 2860 (2012).
- <sup>163</sup>J. Smith, A. Couture, and D. Allee, *Electron. Lett.* **50**, 105 (2014).
- <sup>164</sup>M. Mativenga, M. H. Choi, J. W. Choi, and J. Jang, *IEEE Electron Device Lett.* **32**, 170 (2011).
- <sup>165</sup>G. W. Hyung, J. Park, J. X. Wang, H. W. Lee, Z. H. Li, J. R. Koo, S. J. Kwon, E. S. Cho, W. Y. Kim, and Y. K. Kim, *Jpn. J. Appl. Phys., Part 1* **52**, 071102 (2013).
- <sup>166</sup>S. Shah, J. Smith, J. Stowell, and J. Blain Christen, *Sens. Actuators, B* **210**, 197 (2015).
- <sup>167</sup>A. Van Breemen, B. Kam, B. Cobb, F. G. Rodriguez, G. Van Heck, K. Myny, A. Marrani, V. Vinciguerra, and G. Gelincx, *Org. Electron.* **14**, 1966 (2013).
- <sup>168</sup>X. Xiao, L. Xie, Y. Shao, X. He, P. Zhang, W. Meng, Z. Chen, W. Deng, L. Zhang, and S. Zhang, in *12th IEEE Int. Conf. on Solid-State Integr. Circuit Technol. (ICSIT)* (2014), pp. 1–3.
- <sup>169</sup>J. Jin, J. H. Ko, S. Yang, and B. S. Bae, *Adv. Mater.* **22**, 4510 (2010).
- <sup>170</sup>N. C. Su, S. J. Wang, C. C. Huang, Y. H. Chen, H. Y. Huang, C. K. Chiang, and A. Chin, *IEEE Electron Device Lett.* **31**, 680 (2010).
- <sup>171</sup>W. Lim, J. H. Jang, S.-H. Kim, D. P. Norton, V. Craciun, S. J. Pearton, F. Ren, and H. Shen, *Appl. Phys. Lett.* **93**, 082102 (2008).
- <sup>172</sup>D. I. Kim, B. U. Hwang, J. S. Park, H. S. Jeon, B. S. Bae, H. J. Lee, and N. E. Lee, *Org. Electron.* **13**, 2401 (2012).
- <sup>173</sup>M. a. Marrs, C. D. Moyer, E. J. Bawolek, R. J. Cordova, J. Trujillo, G. B. Raupp, and B. D. Vogt, *IEEE Trans. Electron Devices* **58**, 3428 (2011).
- <sup>174</sup>R. Malay, A. Nandur, J. Hewlett, R. Vaddi, B. E. White, M. D. Poliks, S. M. Garner, M.-h. Huang, and S. C. Pollard, in *Electron. Components Technol. Conf.* (2015), pp. 691–699.
- <sup>175</sup>Y. Jimbo, T. Aoyama, N. Ohno, S. Eguchi, S. Kawashima, H. Ikeda, Y. Hirakata, S. Yamazaki, M. Nakada, M. Sato, S. Yasumoto, C. Bower, D. Cotton, A. Matthews, P. Andrew, C. Gheorghiu, and J. Bergquist, in *SID Symp. Dig. Tech. Pap.* (2014), pp. 322–325.
- <sup>176</sup>R. Komatsu, R. Nakazato, T. Sasaki, A. Suzuki, N. Senda, T. Kawata, Y. Jimbo, T. Aoyama, N. Ohno, S. Kawashima, H. Ikeda, S. Eguchi, Y. Hirakata, S. Yamazaki, T. Shiraishi, S. Yasumoto, M. Nakada, M. Sato, C. Bower, D. Cotton, A. Matthews, P. Andrew, C. Gheorghiu, and J. Bergquist, *J. Soc. Inf. Disp.* **23**, 41 (2015).
- <sup>177</sup>Y.-S. Li, J.-C. He, S.-M. Hsu, C.-C. Lee, D.-Y. Su, F.-Y. Tsai, and I.-C. Cheng, *IEEE Electron Device Lett.* **37**, 46 (2016).
- <sup>178</sup>S. Park, K. Cho, K. Yang, and S. Kim, *J. Vac. Sci. Technol., B* **32**, 062203 (2014).
- <sup>179</sup>H. U. Li and T. N. Jackson, *IEEE Electron Device Lett.* **36**, 35 (2015).
- <sup>180</sup>L. W. Ji, C. Z. Wu, T. H. Fang, Y. J. Hsiao, T. H. Meen, W. Water, Z. W. Chiu, and K. T. Lam, *IEEE Sens. J.* **13**, 4940 (2013).
- <sup>181</sup>Y. Sun, Y. Kimura, T. Maemoto, and S. Sasa, in *IEEE Int. Meet. on Futur. Electron Devices, Kansai (IMFEDK)* (2013), pp. 60–61.
- <sup>182</sup>K. Cherenack and G. Tröster, in *MRS Proceedings*, edited by Materials Research Society (Mater. Res. Soc. Symp. Proc., 2010), Vol. 1256.
- <sup>183</sup>K. Cherenack, N. Münzenrieder, and G. Tröster, *IEEE Electron Device Lett.* **31**, 1254 (2010).
- <sup>184</sup>J. Zhou, G. Wu, L. Guo, L. Zhu, and Q. Wan, *IEEE Electron Device Lett.* **34**, 888 (2013).
- <sup>185</sup>N. Liu, L. Q. Zhu, P. Feng, C. J. Wan, Y. H. Liu, and Y. Shi, *Sci. Rep.* **5**, 18082 (2015).
- <sup>186</sup>S. Jiang, P. Feng, Y. Yang, P. Du, Y. Shi, and Q. Wan, *IEEE Electron Device Lett.* **37**, 287 (2016).
- <sup>187</sup>L.-R. Zhang, C.-Y. Huang, G.-M. Li, L. Zhou, W.-J. Wu *et al.*, *IEEE Trans. Electron Devices* **63**, 1779 (2016).
- <sup>188</sup>F. Huang, D. Han, D. Shan, Y. Tian, S. Zhang, Y. Cong, Y. Wang, L. Liu, X. Zhang, and S. Zhang, in *IEEE Int. Conf. on Electron Devices Solid-State Circuits (EDSSC)* (2013), pp. 1–2.
- <sup>189</sup>J. Jiang, J. Sun, W. Dou, and Q. Wan, *IEEE Electron Device Lett.* **33**, 65 (2012).
- <sup>190</sup>S. Dasgupta, R. Kruk, N. Mechau, and H. Hahn, *ACS Nano* **5**, 9628 (2011).
- <sup>191</sup>J. H. Park, Y. B. Yoo, K. H. Lee, W. S. Jang, J. Y. Oh, S. S. Chae, H. W. Lee, S. W. Han, and H. K. Baik, *ACS Appl. Mater. Interfaces* **5**, 8067 (2013).
- <sup>192</sup>X. Yu, L. Zeng, N. Zhou, P. Guo, F. Shi, D. B. Buchholz, Q. Ma, J. Yu, V. P. Dravid, R. P. H. Chang, M. Bedzyk, T. J. Marks, and A. Facchetti, *Adv. Mater.* **27**, 2390 (2015).
- <sup>193</sup>K. Hong, S. H. Kim, K. H. Lee, and C. D. Frisbie, *Adv. Mater.* **25**, 3413 (2013).
- <sup>194</sup>C. Y. Lee, M. Y. Lin, W. H. Wu, J. Y. Wang, Y. Chou, W. F. Su, Y. F. Chen, and C. F. Lin, *Semicond. Sci. Technol.* **25**, 105008 (2010).
- <sup>195</sup>Y.-H. Lin, H. Faber, K. Zhao, Q. Wang, A. Amassian, M. McLachlan, and T. D. Anthopoulos, *Adv. Mater.* **25**, 4340 (2013).
- <sup>196</sup>J.-S. Seo, J.-H. Jeon, Y. H. Hwang, H. Park, M. Ryu, S.-H. K. Park, and B.-S. Bae, *Sci. Rep.* **3**, 2085 (2013).
- <sup>197</sup>Y. Hwan Hwang, J.-S. Seo, J. Moon Yun, H. Park, S. Yang, S.-H. Ko Park, and B.-S. Bae, *NPG Asia Mater.* **5**, e45 (2013).
- <sup>198</sup>A. Zeumault, S. Ma, and J. Holbery, “Fully inkjet-printed metal-oxide thin-film transistors on plastic,” *Phys. Status Solidi A* (published online).
- <sup>199</sup>S. Jeong, J.-Y. Lee, M.-H. Ham, K. Song, J. Moon, Y.-H. Seo, B.-H. Ryu, and Y. Choi, *Superlattices Microstruct.* **59**, 21 (2013).
- <sup>200</sup>Y.-H. Kim, J.-S. Heo, T.-H. Kim, S. Park, M.-H. Yoon, J. Kim, M. S. Oh, G.-R. Yi, Y.-Y. Noh, and S. K. Park, *Nature* **489**, 128 (2012).
- <sup>201</sup>M.-K. Dai, J.-T. Lian, T.-Y. Lin, and Y.-F. Chen, *J. Mater. Chem. C* **1**, 5064 (2013).
- <sup>202</sup>M.-J. Park, D.-J. Yun, M.-K. Ryu, J.-H. Yang, J.-E. Pi, O.-S. Kwon, G. H. Kim, C.-S. Hwang, J.-Y. Bak, and S.-M. Yoon, *J. Mater. Chem. C* **3**, 4779 (2015).
- <sup>203</sup>J.-I. P. J. V. D. Steen, A. K. Tripathi, J. Maas, K. V. Diesen-tempelaars, L. V. Leuken, G. D. Haas, B. V. D. Putten, I. Yakimets, F. Li, T. Ellis, K. Myny, P. Vicca, S. Smout, M. Ameyts, T. H. Ke, S. Steudel, and M. Nag, in *Proc. Int. Disp. Work.* (2013), pp. 1568–1569.
- <sup>204</sup>S.-J. Kim, D.-B. Jeon, J.-H. Park, M.-K. Ryu, J.-H. Yang, C.-S. Hwang, G.-H. Kim, and S.-M. Yoon, *ACS Appl. Mater. Interfaces* **7**, 4869 (2015).
- <sup>205</sup>B. K. Sharma, B. Jang, J. E. Lee, S. H. Bae, T. W. Kim, H. J. Lee, J. H. Kim, and J. H. Ahn, *Adv. Funct. Mater.* **23**, 2024 (2013).
- <sup>206</sup>S.-W. Jung, J.-S. Choi, J. H. Park, J. B. Koo, C. W. Park, B. S. Na, J.-Y. Oh, S. C. Lim, S. S. Lee, and H. Y. Chu, *J. Nanosci. Nanotechnol.* **16**, 2752 (2016).
- <sup>207</sup>A. Romeo and S. P. Lacour, in *37th IEEE Annu. Int. Conf. Eng. Med. Biol. Soc. (EMBC)* (2015), pp. 1–4.
- <sup>208</sup>L. Pereira, D. Gaspar, D. Guerin, A. Delattre, E. Fortunato, and R. Martins, *Nanotechnology* **25**, 094007 (2014).
- <sup>209</sup>N. Münzenrieder, P. Voser, L. Petti, C. Zysset, L. Buthe, C. Vogt, G. A. Salvatore, and G. Tröster, *IEEE Electron Device Lett.* **35**, 69 (2014).
- <sup>210</sup>L. Petti, A. Frutiger, N. Münzenrieder, G. A. Salvatore, L. Büthe, C. Vogt, G. Cantarella, and G. Tröster, *IEEE Electron Device Lett.* **36**, 475 (2015).
- <sup>211</sup>P. G. Bahubalindruni, V. G. Tavares, P. Barquinha, C. Duarte, N. Cardoso, P. G. de Oliveira, R. Martins, and E. Fortunato, *Solid-State Electron.* **105**, 30 (2015).
- <sup>212</sup>C. Zysset, N. Münzenrieder, L. Petti, L. Büthe, G. A. Salvatore, and G. Tröster, *IEEE Electron Device Lett.* **34**, 1394 (2013).
- <sup>213</sup>C. Perumal, K. Ishida, R. Shabanpour, B. K. Boroujeni, L. Petti, N. S. Münzenrieder, G. A. Salvatore, C. Carta, G. Tröster, and F. Ellinger, *IEEE Electron Device Lett.* **34**, 1391 (2013).
- <sup>214</sup>C. Zysset, N. Münzenrieder, T. Kinkeldei, K. Cherenack, and G. Tröster, *IEEE Trans. Electron Devices* **59**, 721 (2012).
- <sup>215</sup>H. Oh, K. Cho, S. Park, and S. Kim, *Microelectron. Eng.* **159**, 179 (2016).
- <sup>216</sup>H. Gleskova, S. Wagner, and Z. Suo, *J. Non-Cryst. Solids* **266–269**, 1320 (2000).
- <sup>217</sup>E. H. Ma, W. E. Wei, H. Y. Li, J. C. M. Li, I. C. Cheng, and Y. H. Yeh, *J. Disp. Technol.* **10**, 19 (2014).
- <sup>218</sup>H.-J. Kim and Y.-J. Kim, *Mater. IOP Conf. Ser.: Sci. Eng.* **62**, 012022 (2014).
- <sup>219</sup>M. Lee, S.-M. Hsu, J.-D. Shen, and C. Liu, *Microelectron. Eng.* **138**, 77 (2015).
- <sup>220</sup>S. Park, K.-H. Kim, J.-W. Jo, S. Sung, K.-T. Kim, W.-J. Lee, J. Kim, H. J. Kim, G.-R. Yi, Y.-H. Kim, M.-H. Yoon, and S. K. Park, *Adv. Funct. Mater.* **25**, 2807 (2015).
- <sup>221</sup>J.-W. Jo, J. Kim, K.-T. Kim, J.-G. Kang, M.-G. Kim, K.-H. Kim, H. Ko, J. Kim, Y.-H. Kim, and S. K. Park, *Adv. Mater.* **27**, 1182 (2015).
- <sup>222</sup>K. Song, J. Noh, T. Jun, Y. Jung, H.-Y. Kang, and J. Moon, *Adv. Mater.* **22**, 4308 (2010).
- <sup>223</sup>J. Kim, J. Kim, S. Jo, J. Kang, J.-W. Jo, M. Lee, J. Moon, L. Yang, M.-G. Kim, Y.-H. Kim, and S. K. Park, *Adv. Mater.* **28**(16), 3078 (2016).
- <sup>224</sup>M.-G. Kim, M. G. Kanatzidis, A. Facchetti, and T. J. Marks, *Nat. Mater.* **10**, 382 (2011).
- <sup>225</sup>B. Wang, X. Yu, P. Guo, W. Huang, L. Zeng, N. Zhou, L. Chi, M. J. Bedzyk, R. P. H. Chang, T. J. Marks, and A. Facchetti, *Adv. Electron. Mater.* **2**(4), 1500427 (2016).

- <sup>226</sup>J. H. Jun, B. Park, K. Cho, and S. Kim, *Nanotechnology* **20**, 505201 (2009).
- <sup>227</sup>D. Kälblein, R. T. Weitz, H. J. Böttcher, F. Ante, U. Zschieschang, K. Kern, and H. Klauk, *Nano Lett.* **11**, 5309 (2011).
- <sup>228</sup>Y.-H. Lin, H. Faber, J. G. Labram, E. Stratakis, L. Sygellou, E. Kymakis, N. A. Hastas, R. Li, K. Zhao, A. Amassian, N. D. Treat, M. McLachlan, and T. D. Anthopoulos, *Adv. Sci.* **2**, 1500058 (2015).
- <sup>229</sup>S. H. Kim, J. Yoon, S. O. Yun, Y. Hwang, H. S. Jang, and H. C. Ko, *Adv. Funct. Mater.* **23**, 1375 (2013).
- <sup>230</sup>F. F. Vidor, T. Meyers, G. I. Wirth, and U. Hilleringmann, *Microelectron. Eng.* **159**, 155 (2016).
- <sup>231</sup>S. Thiemann, S. J. Sachnov, F. Pettersson, R. Bollström, R. Österbacka, P. Wasserscheid, and J. Zaumseil, *Adv. Funct. Mater.* **24**, 625 (2014).
- <sup>232</sup>J. H. Park, J. Y. Oh, S. W. Han, T. I. Lee, and H. K. Baik, *ACS Appl. Mater. Interfaces* **7**, 4494 (2015).
- <sup>233</sup>F. Fleischhaker, V. Wloka, and I. Hennig, *J. Mater. Chem.* **20**, 6622 (2010).
- <sup>234</sup>V. Pecunia, K. Banger, and H. Sirringhaus, *Adv. Electron. Mater.* **1**, 1400024 (2015).
- <sup>235</sup>B. N. Pal, B. M. Dhar, K. C. See, and H. E. Katz, *Nat. Mater.* **8**, 898 (2009).
- <sup>236</sup>R. M. Pasquarelli, D. S. Ginley, and R. O'Hayre, *Chem. Soc. Rev.* **40**, 5406 (2011).
- <sup>237</sup>S. J. Kim, S. Yoon, and H. J. Kim, *Jpn. J. Appl. Phys., Part 1* **53**, 02BA02 (2014).
- <sup>238</sup>K. Okamura, N. Mechau, D. Nikolova, and H. Hahn, *Appl. Phys. Lett.* **93**, 83105 (2008).
- <sup>239</sup>S. T. Meyers, J. T. Anderson, C. M. Hung, J. Thompson, J. F. Wager, and D. A. Keszler, *J. Am. Chem. Soc.* **130**, 17603 (2008).
- <sup>240</sup>M. Voigt, M. Klaumünzer, H. Thiem, and W. Peukert, *J. Phys. Chem. C* **114**, 6243 (2010).
- <sup>241</sup>J. Hirschmann, H. Faber, and M. Halik, *Nanoscale* **4**, 444 (2012).
- <sup>242</sup>D. Weber, S. Botnaras, D. V. Pham, J. Steiger, and L. De Cola, *J. Mater. Chem. C* **1**, 3098 (2013).
- <sup>243</sup>H. Faber, J. Hirschmann, M. Klaumünzer, B. Braunschweig, W. Peukert, and M. Halik, *ACS Appl. Mater. Interfaces* **4**, 1693 (2012).
- <sup>244</sup>A. Bashir, P. H. Wöbkenberg, J. Smith, J. M. Ball, G. Adamopoulos, D. D. C. Bradley, and T. D. Anthopoulos, *Adv. Mater.* **21**, 2226 (2009).
- <sup>245</sup>S. Jeong and J. Moon, *J. Mater. Chem.* **22**, 1243 (2012).
- <sup>246</sup>L. Vayssieres, *Adv. Mater.* **15**, 464 (2003).
- <sup>247</sup>S. Dasgupta, G. Stoesser, N. Schweikert, R. Hahn, S. Dehm, R. Kruk, and H. Hahn, *Adv. Funct. Mater.* **22**, 4909 (2012).
- <sup>248</sup>J. S. Lee, Y.-J. Kwack, and W.-S. Choi, *ACS Appl. Mater. Interfaces* **5**, 11578 (2013).
- <sup>249</sup>H. Faber, Y.-H. Lin, S. R. Thomas, K. Zhao, N. Pliatsikas, M. A. McLachlan, A. Amassian, P. A. Patsalas, and T. D. Anthopoulos, *ACS Appl. Mater. Interfaces* **7**, 782 (2015).
- <sup>250</sup>J. Leppäniemi, O.-H. Huttunen, H. Majumdar, and A. Alastalo, *Adv. Mater.* **27**, 7168 (2015).
- <sup>251</sup>W.-J. Lee, W.-T. Park, S. Park, S. Sung, Y.-Y. Noh, and M.-H. Yoon, *Adv. Mater.* **27**, 5043 (2015).
- <sup>252</sup>R. Theissmann, S. Bubel, M. Sanlialp, C. Busch, G. Schierning, and R. Schmechel, *Thin Solid Films* **519**, 5623 (2011).
- <sup>253</sup>K. K. Banger, Y. Yamashita, K. Mori, R. L. Peterson, T. Leedham, J. Rickard, and H. Sirringhaus, *Nat. Mater.* **10**, 45 (2011).
- <sup>254</sup>Y. M. Park, J. Daniel, M. Heeney, and A. Salleo, *Adv. Mater.* **23**, 971 (2011).
- <sup>255</sup>H. Faber, B. Butz, C. Dieker, E. Spiecker, and M. Halik, *Adv. Funct. Mater.* **23**, 2828 (2013).
- <sup>256</sup>S. Bubel and R. Schmechel, *Microelectron. Eng.* **96**, 36 (2012).
- <sup>257</sup>J. A. Caraveo-Frescas, P. K. Nayak, H. A. Al-Jawhari, D. B. Granato, U. Schwingenschlögl, and H. N. Alshareef, *ACS Nano* **7**, 5160 (2013).
- <sup>258</sup>E. Fortunato, R. Barros, P. Barquinha, V. Figueiredo, S. H. K. Park, C. S. Hwang, and R. Martins, *Appl. Phys. Lett.* **97**, 052105 (2010).
- <sup>259</sup>B. Xiang, P. Wang, X. Zhang, S. A. Dayeh, D. P. R. Aplin, C. Soci, D. Yu, and D. Wang, *Nano Lett.* **7**, 323 (2007).
- <sup>260</sup>C.-W. Ou, Z. Y. Ho, Y.-C. Chuang, S.-S. Cheng, M.-C. Wu, K.-C. Ho, and C.-W. Chu, *Appl. Phys. Lett.* **92**, 122113 (2008).
- <sup>261</sup>H. N. Lee, H. J. Kim, and C. K. Kim, *Jpn. J. Appl. Phys., Part 1* **49**, 020202 (2010).
- <sup>262</sup>L. Y. Liang, Z. M. Liu, H. T. Cao, Z. Yu, Y. Y. Shi, A. H. Chen, H. Z. Zhang, Y. Q. Fang, and X. L. Sun, *J. Electrochem. Soc.* **157**, H598 (2010).
- <sup>263</sup>H. Yabuta, N. Kaji, R. Hayashi, H. Kumomi, K. Nomura, T. Kamiya, M. Hirano, and H. Hosono, *Appl. Phys. Lett.* **97**, 072111 (2010).
- <sup>264</sup>E. Fortunato and R. Martins, *Phys. Status Solidi RRL* **5**, 336 (2011).
- <sup>265</sup>K. Nomura, T. Kamiya, and H. Hosono, *Adv. Mater.* **23**, 3431 (2011).
- <sup>266</sup>L. Y. Liang, Z. M. Liu, H. T. Cao, W. Y. Xu, X. L. Sun, H. Luo, and K. Cang, *J. Phys. D: Appl. Phys.* **45**, 085101 (2012).
- <sup>267</sup>R. Martins, V. Figueiredo, R. Barros, P. Barquinha, G. Gonçalves, L. Pereira, I. Ferreira, and E. Fortunato, *SPIE Proc.* **8263**, 826315 (2012).
- <sup>268</sup>K. Okamura, B. Nasr, R. a. Brand, and H. Hahn, *J. Mater. Chem.* **22**, 4607 (2012).
- <sup>269</sup>L. Yan Liang, H. Tao Cao, X. Bo Chen, Z. Min Liu, F. Zhuge, H. Luo, J. Li, Y. Cheng Lu, and W. Lu, *Appl. Phys. Lett.* **100**, 263502 (2012).
- <sup>270</sup>J. A. Caraveo-Frescas and H. N. Alshareef, *Appl. Phys. Lett.* **103**, 222103 (2013).
- <sup>271</sup>P. C. Hsu, W. C. Chen, Y. T. Tsai, Y. C. Kung, C. H. Chang, C. J. Hsu, C. C. Wu, and H. H. Hsieh, *Jpn. J. Appl. Phys., Part 1* **52**, 05DC07 (2013).
- <sup>272</sup>R. F. P. Martins, A. Ahnood, N. Correia, L. M. N. P. Pereira, R. Barros, P. M. C. B. Barquinha, R. Costa, I. M. M. Ferreira, A. Nathan, and E. E. M. C. Fortunato, *Adv. Funct. Mater.* **23**, 2153 (2013).
- <sup>273</sup>J. A. Caraveo-Frescas, M. A. Khan, and H. N. Alshareef, *Sci. Rep.* **4**, 5243 (2014).
- <sup>274</sup>I. C. Chiu and I.-C. Cheng, *IEEE Electron Device Lett.* **35**, 90 (2014).
- <sup>275</sup>I.-C. Chiu, Y.-S. Li, M.-S. Tu, and I.-C. Cheng, *IEEE Electron Device Lett.* **35**, 1263 (2014).
- <sup>276</sup>Y.-J. Han, Y.-J. Choi, and I.-T. Cho, *IEEE Electron Device Lett.* **35**, 1260 (2014).
- <sup>277</sup>Y.-J. Choi, Y.-J. Han, C.-Y. Jeong, S.-H. Song, G. W. Baek, S. H. Jin, and H.-I. Kwon, *J. Vac. Sci. Technol., B* **33**, 041203 (2015).
- <sup>278</sup>Y.-J. Han, Y.-J. Choi, C.-Y. Jeong, D. Lee, S.-H. Song, and H.-I. Kwon, *IEEE Electron Device Lett.* **36**, 466 (2015).
- <sup>279</sup>C.-W. Zhong, H.-C. Lin, K.-C. Liu, and T.-Y. Huang, *Jpn. J. Appl. Phys., Part 1* **55**, 016501 (2016).
- <sup>280</sup>L. Liao, B. Yan, Y. F. Hao, G. Z. Xing, J. P. Liu, B. C. Zhao, Z. X. Shen, T. Wu, L. Wang, J. T. L. Thong, C. M. Li, W. Huang, and T. Yu, *Appl. Phys. Lett.* **94**, 113106 (2009).
- <sup>281</sup>L. Liao, Z. Zhang, B. Yan, Z. Zheng, Q. L. Bao, T. Wu, C. M. Li, Z. X. Shen, J. X. Zhang, H. Gong, J. C. Li, and T. Yu, *Nanotechnology* **20**, 085203 (2009).
- <sup>282</sup>E. Fortunato, V. Figueiredo, P. Barquinha, E. Elamurugu, R. Barros, G. Gonçalves, S.-H. K. Park, C.-S. Hwang, and R. Martins, *Appl. Phys. Lett.* **96**, 192102 (2010).
- <sup>283</sup>S.-Y. Sung, S.-Y. Kim, K.-M. Jo, J.-H. Lee, J.-J. Kim, S.-G. Kim, K.-H. Chai, S. J. Pearton, D. P. Norton, and Y.-W. Heo, *Appl. Phys. Lett.* **97**, 222109 (2010).
- <sup>284</sup>X. Zou, G. Fang, L. Yuan, M. Li, W. Guan, and X. Zhao, *IEEE Electron Device Lett.* **31**, 827 (2010).
- <sup>285</sup>A. Dindar, J. B. Kim, C. Fuentes-Hernandez, and B. Kippelen, *Appl. Phys. Lett.* **99**, 172104 (2011).
- <sup>286</sup>X. Zou, G. Fang, J. Wan, X. He, H. Wang, N. Liu, H. Long, and X. Zhao, *IEEE Trans. Electron Devices* **58**, 2003 (2011).
- <sup>287</sup>V. Figueiredo, E. Elangovan, R. Barros, J. V. Pinto, T. Busani, R. Martins, and E. Fortunato, *J. Disp. Technol.* **8**, 41 (2012).
- <sup>288</sup>D.-W. Nam, I.-T. Cho, J.-H. Lee, E.-S. Cho, J. Sohn, S.-H. Song, and H.-I. Kwon, *J. Vac. Sci. Technol., B: Microelectron. Nanometer Struct.* **30**, 060605 (2012).
- <sup>289</sup>Z. Q. Yao, S. L. Liu, L. Zhang, B. He, A. Kumar, X. Jiang, W. J. Zhang, and G. Shao, *Appl. Phys. Lett.* **101**, 042114 (2012).
- <sup>290</sup>C. N. De Carvalho, P. Parreira, G. Lavareda, P. Brogueira, and A. Amaral, *Thin Solid Films* **543**, 3 (2013).
- <sup>291</sup>S. Y. Kim, C. H. Ahn, J. H. Lee, Y. H. Kwon, S. Hwang, J. Y. Lee, and H. K. Cho, *ACS Appl. Mater. Interfaces* **5**, 2417 (2013).
- <sup>292</sup>I. J. Park, C. Y. Jeong, M. U. S. H. Song, I. T. Cho, J. H. Lee, E. S. Cho, and H. I. Kwon, *IEEE Electron Device Lett.* **34**, 647 (2013).
- <sup>293</sup>P. Pattanasattayavong, S. Thomas, G. Adamopoulos, M. a. McLachlan, and T. D. Anthopoulos, *Appl. Phys. Lett.* **102**, 163505 (2013).
- <sup>294</sup>J. Sohn, S.-H. Song, D.-W. Nam, I.-T. Cho, E.-S. Cho, J.-H. Lee, and H.-I. Kwon, *Semicond. Sci. Technol.* **28**, 015005 (2013).
- <sup>295</sup>P. K. Nayak, J. A. Caraveo-Frescas, Z. Wang, M. N. Hedhili, Q. X. Wang, and H. N. Alshareef, *Sci. Rep.* **4**, 4672 (2014).
- <sup>296</sup>H. Al-Jawhari, J. Caraveo-Frescas, M. N. Hedhili, and H. N. Alshareef, *ACS Appl. Mater. Interfaces* **5**, 9615 (2013).
- <sup>297</sup>H. Wu, D. Lin, and W. Pan, *Appl. Phys. Lett.* **89**, 133125 (2006).
- <sup>298</sup>S. Takami, R. Hayakawa, Y. Wakayama, and T. Chikyw, *Nanotechnology* **21**, 134009 (2010).

- <sup>299</sup>Y. Chen, Y. Sun, X. Dai, B. Zhang, Z. Ye, M. Wang, and H. Wu, *Thin Solid Films* **592**, 195 (2015).
- <sup>300</sup>G. D. Yuan, W. J. Zhang, J. S. Jie, X. Fan, J. A. Zapien, Y. H. Leung, L. B. Luo, P. F. Wang, C. S. Lee, and S. T. Lee, *Nano Lett.* **8**, 2591 (2008).
- <sup>301</sup>P. Pattanasattayavong, N. Yaacobi-Gross, K. Zhao, G. O. N. Ndjawa, J. Li, F. Yan, B. C. O'Regan, A. Amassian, and T. D. Anthopoulos, *Adv. Mater.* **25**, 1504 (2013).
- <sup>302</sup>J. Chen and R. Könenkamp, *Appl. Phys. Lett.* **82**, 4782 (2003).
- <sup>303</sup>P. Pattanasattayavong, G. O. N. Ndjawa, K. Zhao, K. W. Chou, N. Yaacobi-Gross, B. C. O'Regan, A. Amassian, and T. D. Anthopoulos, *Chem. Commun.* **49**, 4154 (2013).
- <sup>304</sup>J. Li, Z. Sun, and F. Yan, *Adv. Mater.* **24**, 88 (2012).
- <sup>305</sup>P. Bahubalindruni, V. G. Tavares, P. G. De Oliveira, P. Barquinha, R. Martins, and E. Fortunato, in *IEEE Int. Conf. on Electron Devices Solid-State Circuits (EDSSC)* (2013), pp. 1–2.
- <sup>306</sup>E. Bonderover and S. Wagner, *IEEE Electron Device Lett.* **25**, 295 (2004).
- <sup>307</sup>Y.-I. Chen, W.-r. Wu, C.-n. J. Liu, S. Member, and J. C.-m. Li, *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **33**, 24 (2014).
- <sup>308</sup>G. Kunnen et al., *Electron. Lett.* **50**, 705 (2014).
- <sup>309</sup>J. Genoe, K. Obata, M. Ameys, K. Myny, T. H. Ke, M. Nag, S. Steudel, S. Schols, J. Maas, A. Tripathi, J.-I. P. J. V. D. Steen, T. Ellis, G. H. Gelinck, and P. Heremans, *IEEE J. Solid-State Circuits* **50**, 282 (2015).
- <sup>310</sup>J. Genoe, K. Obata, M. Ameys, K. Myny, T. H. Ke, M. Nag, S. Steudel, S. Schols, J. Maas, A. Tripathi, J.-L. van der Steen, T. Ellis, G. H. Gelinck, and P. Heremans, in *IEEE Int. Solid-State Circuits Conf. (ISSCC)* (2014), pp. 488–490.
- <sup>311</sup>P. Heremans, in *21st Int. Work on Act. Flatpanel Displays Devices (AM-FPD)* (2014), pp. 1–4.
- <sup>312</sup>X. Huang, C. Wu, H. Lu, F. Ren, D. Chen, and Y. Liu, *IEEE Electron Device Lett.* **35**, 1034 (2014).
- <sup>313</sup>K. Ishida, R. Shabanpour, B. K. Boroujeni, T. Meister, C. Carta, F. Ellinger, L. Petti, N. S. Münzenrieder, G. A. Salvatore, and G. Tröster, in *IEEE Asian Solid-State Circuits Conf. (A-SSCC)* (2014), pp. 313–316.
- <sup>314</sup>S. A. Khan, X. Ma, N. B. Choi, and M. Hatalis, in *MRS Proceedings*, edited by Materials Research Society (Mater. Res. Soc. Symp. Proc., 2011), Vol. 1287.
- <sup>315</sup>K. Myny, B. Cobb, J.-L. van der Steen, A. K. Tripathi, J. Genoe, G. Gelinck, and P. Heremans, in *IEEE Int. Solid-State Circuits Conf. (ISSCC)* (2015), pp. 294–296.
- <sup>316</sup>M. Nag, A. Bhoelokam, S. Smout, M. Willekens, R. Muller, K. Myny, S. Schols, M. Ameys, J. Genoe, T. H. Ke, P. Vicca, T. Ellis, B. Cobb, A. Kumar, J.-L. van der Steen, G. Gelinck, Y. Fukui, K. Obata, G. Groeseneken, P. Heremans, and S. Steudel, *J. Soc. Inf. Disp.* **22**, 509 (2014).
- <sup>317</sup>S. H. Nam, P. J. Jeon, Y. T. Lee, S. R. A. Raza, and S. Im, *IEEE Electron Device Lett.* **34**, 1527 (2013).
- <sup>318</sup>R. Shabanpour, K. Ishida, C. Perumal, B. K. Boroujeni, T. Meister, C. Carta, F. Ellinger, L. Petti, N. Münzenrieder, G. A. Salvatore, and G. Tröster, in *Int. Semicond. Conf. Dresden-Grenoble (ISCDG)* (IEEE, 2013), pp. 1–4.
- <sup>319</sup>R. Shabanpour, T. Meister, K. Ishida, B. Kheradmand, C. Carta, U. Jörges, F. Ellinger, L. Petti, N. Münzenrieder, G. A. Salvatore, and G. Tröster, in *Int. Symp. of Intell. Signal Process. Commun. Syst. (ISPACS)* (2014), pp. 271–274.
- <sup>320</sup>R. Shabanpour, T. Meister, K. Ishida, B. Kheradmand-Boroujeni, C. Carta, F. Ellinger, L. Petti, N. Münzenrieder, G. A. Salvatore, and G. Tröster, *Analog Integr. Circuits Signal Process.* (Springer, 2015), pp. 1–10.
- <sup>321</sup>R. Shabanpour, T. Meister, K. Ishida, L. Petti, N. Münzenrieder, G. A. Salvatore, B. K. Boroujeni, C. Carta, G. Tröster, and F. Ellinger, in *21st IEEE Int. Conf. on Electron. Circuits Syst. (ICECS)* (2014), pp. 108–111.
- <sup>322</sup>J. T. Smith, A. J. Couture, J. R. Stowell, and D. R. Allee, *IEEE Trans. Compon., Packag., Manuf. Technol.* **4**, 1109 (2014).
- <sup>323</sup>Y. H. Tai, H. L. Chiu, L. S. Chou, and C. H. Chang, *IEEE Electron Device Lett.* **33**, 1729 (2012).
- <sup>324</sup>Y. H. Tai, H. L. Chiu, and L. S. Chou, *Solid-State Electron.* **72**, 67 (2012).
- <sup>325</sup>A. K. Tripathi, E. C. P. Smits, J. B. P. H. van der Putten, M. van Neer, K. Myny, M. Nag, S. Steudel, P. Vicca, K. O'Neill, E. van Veenendaal, G. Genoe, P. Heremans, and G. H. Gelinck, *Appl. Phys. Lett.* **98**, 162102 (2011).
- <sup>326</sup>A. K. Tripathi, K. Myny, B. Hou, K. Wezenberg, and G. H. Gelinck, *IEEE Trans. Electron Devices* **62**, 4063 (2015).
- <sup>327</sup>M. Varga, N. Münzenrieder, C. Vogt, and G. Tröster, in *Electron. Components Technol. Conf.* (2015), pp. 678–684.
- <sup>328</sup>D. Zhao, D. A. Mourey, and T. N. Jackson, *IEEE Electron Device Lett.* **31**, 323 (2010).
- <sup>329</sup>C. Zysset, N. Münzenrieder, K. Cherenack, and G. Troster, *Electron. Lett.* **47**, 691 (2011).
- <sup>330</sup>M. S. Oh, W. Choi, K. Lee, D. K. Hwang, and S. Im, *Appl. Phys. Lett.* **93**, 033510 (2008).
- <sup>331</sup>J. Kim, C. Fuentes-Hernandez, S.-J. Kim, S. Choi, and B. Kippelen, *Org. Electron.* **11**, 1074 (2010).
- <sup>332</sup>H. Chen, Y. Cao, J. Zhang, and C. Zhou, *Nat. Commun.* **5**, 4097 (2014).
- <sup>333</sup>S. G. Shiva, *Introduction to Logic Design* (Taylor & Francis, 1998).
- <sup>334</sup>M. K. Mandal and B. C. Sarkar, "Ring oscillators: Characteristics and applications," *Indian J. Pure Appl. Phys.* **48**, 136 (2010).
- <sup>335</sup>W. Rieutort-Louis, L. Huang, Y. Hu, J. Sanz-Robinson, S. Wagner, J. C. Sturm, and N. Verma, in *70th Device Res. Conf.* (2012), pp. 2–3.
- <sup>336</sup>D. A. Neamen, *Electronic Circuit Analysis and Design* (Irwin, Irwin, 1996).
- <sup>337</sup>T. Meister, K. Ishida, R. Shabanpour, C. Carta, and F. Ellinger, in *SBMO/IEEE MTT-S Int. Microw. Optoelectron. Conf. (IMOC)* (2015), pp. 1–5.
- <sup>338</sup>F. De Roose, K. Myny, S. Steudel, M. Willekens, S. Smout, T. Piessens, J. Genoe, and W. Dehaene, in *IEEE Int. Solid-State Circuits Conf. (ISSCC)* (2016), pp. 296–298.
- <sup>339</sup>D. Raiteri, F. Torricelli, K. Myny, M. Nag, B. V. D. Putten, E. Smits, S. Steudel, K. Tempelaars, A. Tripathi, G. Gelinck, A. V. Roermund, and E. Cantatore, in *IEEE Int. Solid-State Circuits Conf. (ISSCC)* (2012), pp. 314–316.
- <sup>340</sup>J. Kim, C. Fuentes-Hernandez, D. Hwang, W. Potscavage, Jr., H. Cheun, and B. Kippelen, *Org. Electron.* **12**, 45 (2011).
- <sup>341</sup>M. Kimura, T. Hasegawa, M. Inoue, K. Nomura, T. Kamiya, and H. Hosono, in *SID Symp. Dig. Tech. Pap.* (2013), Vol. 995.
- <sup>342</sup>K. Nomura, T. Aoki, K. Nakamura, T. Kamiya, T. Nakanishi, T. Hasegawa, M. Kimura, T. Kawase, M. Hirano, and H. Hosono, *Appl. Phys. Lett.* **96**, 263509 (2010).
- <sup>343</sup>W. Honda, S. Harada, S. Ishida, T. Arie, S. Akita, and K. Takei, *Adv. Mater.* **27**, 4674 (2015).
- <sup>344</sup>W. Honda, T. Arie, S. Akita, and K. Takei, *Sci. Rep.* **5**, 15099 (2015).
- <sup>345</sup>F. Bottacchi, L. Petti, F. Späth, I. Namal, G. Tröster, T. Hertel, and T. D. Anthopoulos, *Appl. Phys. Lett.* **106**, 193302 (2015).
- <sup>346</sup>J. S. Park, T. W. Kim, D. Stryakhilev, J. S. Lee, S. G. An, Y. S. Pyo, D. B. Lee, Y. G. Mo, D. U. Jin, and H. K. Chung, *Appl. Phys. Lett.* **95**, 013503 (2009).
- <sup>347</sup>H. Yamaguchi, T. Ueda, K. Miura, N. Saito, S. Nakano, T. Sakano, K. Sugi, I. Amemiya, M. Hiratsuka, and A. Ishida, in *SID Symp. Dig. Tech. Pap.* (2012), pp. 1002–1005.
- <sup>348</sup>F. Li, E. Smits, L. V. Leuken, G. D. Haas, T. Ellis, S. Schols, P. Heremans, and G. Gelinck, in *SID Symp. Dig. Tech. Pap.* (2014), pp. 431–434.
- <sup>349</sup>Y. Nakajima, M. Nakata, T. Takei, H. Sato, H. Tsuji, Y. Fujisaki, T. Shimizu, G. Motomura, H. Fukagawa, T. Yamamoto, and H. Fujikake, in *SID Symp. Dig. Tech. Pap.* (2012), Vol. 43, p. 271.
- <sup>350</sup>Y. Fukui, M. Shibata, Y. Tanaka, K. Okumoto, K. Morita, K. Otake, A. K. Tripathi, B. Van Der Putten, J. L. Van Der Steen, K. Tempelaars, L. Van Leuken, F. Li, I. Yakimets, G. Gelinck, K. Myny, S. Smout, M. Willekens, S. Schols, S. Steudel, J. Genoe, and P. Heremans, in *SID Symp. Dig. Tech. Pap.* (2013), pp. 203–206.
- <sup>351</sup>N. Saito, T. Ueda, K. Miura, S. Nakano, T. Sakano, Y. Maeda, H. Yamaguchi, and I. Amemiya, in *SID Symp. Dig. Tech. Pap.* (2013), pp. 443–446.
- <sup>352</sup>A. K. Tripathi, B. V. D. Putten, K. Tempelaars, B. Cobb, M. Ameys, T. H. Ke, K. Myny, S. Steudel, M. Nag, S. Schols, P. Vicca, S. Smout, J. Genoe, P. Heremans, I. Yakimets, and G. H. Gelinck, in *Proc. Int. Disp. Work.* (2012).
- <sup>353</sup>Y. Su, Z. Liu, S. Wang, R. Ghaffari, D. H. Kim, K. C. Hwang, J. A. Rogers, and Y. Huang, *Int. J. Solids Struct.* **51**, 1555 (2014).
- <sup>354</sup>T. Shibata and T. Ohmi, in *IEEE Int. Electron Devices Meet. (IEDM)* (1992), Vol. 39, p. 1444.
- <sup>355</sup>R. A. Lujan and R. A. Street, *IEEE Electron Device Lett.* **33**, 688 (2012).
- <sup>356</sup>G. H. Gelinck, A. Kumar, D. Moet, J.-I. P. J. V. D. Steen, A. J. J. M. V. Breemen, S. Shanmugam, A. Langen, J. Gilot, P. Groen, R. Andriessen, M. Simon, W. Ruetten, A. U. Douglas, R. Raaijmakers, P. E. Malinowski, and K. Myny, *IEEE Trans. Electron Devices* **63**, 197 (2015).
- <sup>357</sup>Y. Zhang, Z. Mei, S. Cui, H. Liang, Y. Liu, and X. Du, *Adv. Electron. Mater.* **2**(5), 1 (2016).



- <sup>358</sup>W.-C. Chen, P.-C. Hsu, C.-W. Chien, K.-M. Chang, C.-J. Hsu, C.-H. Chang, W.-K. Lee, W.-F. Chou, H.-H. Hsieh, and C.-C. Wu, *J. Phys. D: Appl. Phys.* **47**, 365101 (2014).
- <sup>359</sup>N. Münzenrieder, C. Zysset, L. Petti, T. Kinkeldei, G. A. Salvatore, and G. Tröster, *Solid-State Electron.* **87**, 17 (2013).
- <sup>360</sup>X. Zhang, J. Zhai, X. Yu, L. Ding, and W. Zhang, *Thin Solid Films* **548**, 623 (2013).
- <sup>361</sup>A. Chasin, M. Nag, A. Bhoolokam, K. Myny, S. Steudel, S. Schols, J. Genoe, G. Gielen, and P. Heremans, *IEEE Trans. Electron Devices* **60**, 3407 (2013).
- <sup>362</sup>J. Zhang, Y. Li, B. Zhang, H. Wang, Q. Xin, and A. Song, *Nat. Commun.* **6**, 7561 (2015).
- <sup>363</sup>C. B. J. Semple, S. Rossbauer, T. D. A. K. Zhao, L. K. Jagadamma, A. Amassian, and M. A. McLachlan, *Small* **12**(15), 1993 (2016).