Multidisciplinary : Rapid Review ! Open Access Journal

# Modular Expandable Multi-Input Multi-Output (MIMO) High Step-Up Transformerless DC-DC Converter 

Zahra Saadatizadeh (Student Member, IEEE), Pedram Chavoshipour Heris (Student Member, IEEE), and Alan Mantooth (Fellow, IEEE)

Electrical Engineering Department, University of Arkansas Fayetteville, Fayetteville, AR 72701 USA
Corresponding author: Zahra Saadatizadeh (e-mail:zahras@uark.edu).


#### Abstract

In this paper, a Multi-Input Multi-Output (MIMO) high step-up transformerless DC-DC converter is proposed. The proposed converter can expand the number of ports from both input and output terminals. Also, it has a modular structure using voltage multiplier cells (a switch, two diodes, a capacitor, and an inductor). The proposed converter is useful for a wide range of applications and has the merit of interfacing multiple hybrid voltage sources with each other to supply different loads with various voltage levels. All the output voltages of the output ports can be regulated at the same time by tuning separate controlling parameters. Since digital control has the benefit of (1) enhancing efficiency, (2) higher flexibility than analog electronics, (3) ease of use, (4) improving reliability and stability in hybrid energy conversion applications, this method of controlling implementation is adopted. The key contributions of this article would be 1) expandable modular MIMO converter with high performance for all range of duty cycles; 2) integration of hybrid energy sources and delivering to multiple loads; 3) nonlinear digital controlling approach to achieve fast transient response under the variation of input voltage sources and output loads, and 4) high voltage gain with low normalized power stress on switches. To simplify the analysis, first, single-input, dual-output (SIDO) mother-module, dual-input, three-output (DITO) and three-input, four-output (TIFO) developed modules are carefully analyzed and then, the MIMO structure is explained. To verify the theoretical results, a prototype of SIDO operation of the proposed converter with a digital controlling scheme is implemented for 30 V input voltage $/ 150 \mathrm{~V}, 250 \mathrm{~V}$ output voltages with the total power of 450 W . Furthermore, experimental results of DITO operation with 30 V and 40 V input voltages $/ 150 \mathrm{~V}, 250 \mathrm{~V}, 405 \mathrm{~V}$ output voltages with the total power of 800 W are extracted.


INDEX TERMS single-input/dual-output dc-dc converter, dual-input/three-output dc-dc converter, multi-input/multi-output dc-dc converter, high step-up, expandable structure, voltage multiplier cells.

## I. INTRODUCTION

MULTIPORT DC-DC converters (MPCs) are applicable in versatile applications including photovoltaic (PV) energy systems [1]-[2], microgrids with multiple sources and integrated energy storage [3], battery systems [4], data centers [5], and electric traction [6]. Fig. 1(a) shows the general application of a DC-DC multiport converter. MPCs with the capability of increasing the voltage levels to the standard levels of different output loads are widely required [7]. Also, MPCs increase the reliability of using these sources by interfacing multiple sources together since the renewable energy sources are affected by the environmental changes [8][10].

Although several single-input single-output (SISO) DC-DC boost converters can be used to interface each of the sources to the loads as shown in Fig. 1(b), in that case, the number of components, power loss, selected duty cycles for the switches and costs will be considerably high. It is noteworthy that the voltage gains of the conventional SISO DC-DC boost converters are directly related to the duty cycle of their switches and by adopting extreme duty cycles when there is a voltage drop in the voltage source, the active switches would experience severe voltage spikes [11]. One DC-DC MIMO converter can be utilized instead of using several SISO converters to integrate multiple sources and multiple output loads to optimize the performance of system as shown in Fig.

1(c). Consequently, by using MIMO converters, the components' number and power conversion stages can be decreased, also the power density can be increased.
Multiport DC-DC converters can be generally divided into two main groups transformer-based and transformerless boost MPCs. In [12]-[18], MPCs based on transformers and coupled inductors are presented. The conversion ratios of these converters are increased by adding the turn ratio of the secondary windings of their utilized transformers or coupled inductors. However, converters with transformers suffer from the high volume, high voltage spikes on elements, and as much as the operating powers of these converters increase, the size of their transformers increases. Also, converters with coupled inductors experience high input current ripples which affect the life span of the renewable energy sources and cause high leakage inductances and conduction losses.
To avoid the drawbacks of the coupled-inductor or transformer-based DC-DC boost MPCs, simpler structures are presented in [19]-[23]. The main drawback of these converters is that their conversion ratios are directly dependent on the duty cycles of their switches. By selecting high duty cycles, the switches may experience voltage spikes, especially in high power applications. To reduce the voltage spikes on switches in transformerless DC-DC boost MPCs, interleaved converters are presented such as in [24]. In these converters by shifting phases between the switches, the voltage stress on active switches can be reduced. However, these converters have the constraint of providing different conversion ratios for different ranges of duty cycles. To achieve high voltage gains in transformerless DC-DC boost MPCs, converters with voltage multiplier (VM) cells have been presented such as in [25] and [26]. However, in these converters there is no specific switch for each output port, as a result, there is not enough controlling criterion to control each of the output ports, separately. In [27], there has been a DC-DC MIMO converter utilizing a single inductor presented. This converter has low voltage gain. Also, in this converter, the voltage sources and output loads are non-common grounded. As a result, when one of the switches in one of the modules is failed, the power cannot be delivered to other modules.
In [28], to improve transient responses in dc-dc converters, the idea of proximate time-optimal digital control is applied as a hybrid digital adaptive (HDA) controller. By HDA controller, the currents of the inductor and capacitor are estimated by an adaptive adjustment and are sent to HAD. This method achieves optimal transient responses for a wide range of step changes of the load with fixed input voltage. Due to the development of microprocessor boards in recent years, the implementation of these controlling schemes has become easier. In [29], a digital control strategy has been employed on a bidirectional fly-back converter. The presented digital control scheme in [29] leads to high efficiency and fast
charge/discharge speed [30]. Implemented digital control in [31] has been increased flexibility compared to analog feedback systems.

In this paper, a transformerless MPC is presented. The number of input and output terminals of the proposed converter can be increased which makes the converter suitable for a wide range of applications. The active and passive components of the proposed converter would not experience voltage stress caused by leakage inductances. Comparing the four-input developed module of the proposed converter with other conventional ones, the proposed converter has higher voltage gain for ports with the least power stress on switches. Moreover, the voltage gain of the converter is increased by the utilized VM cell for each output port, therefore, extreme duty cycles would not be applied to active switches to achieve higher powers or compensating the output voltages. There is a specific switch for each output port that can regulate the output voltage to the desired demanded level by the load. The voltage gain of each of the output ports is increased and controlled by its own cell and the ports can be operated independent from each other. Considering that the input voltage sources might be different from each other with different generated voltage and current ratings and if they are renewable energy sources such as photovoltaic cells (PVs), they might not be available all the time and they might experience a sudden drop in energy generation due to their dependency to the environmental conditions, a nonlinear-based control that can compensate for the transient drop or raise of power by these sources is adopted.

## II. THE PROPOSED CONVERTER

The basic power circuit of the proposed single-input, twooutput converter is shown in Fig. 2(a). The proposed converter has the components of the inductors $L_{1}, L_{2}$, capacitors $C_{1}, C_{2}$, diodes $D_{a 1}, D_{b 1}, D_{a 2}, D_{b 2}$. The capacitors are large enough to be considered the constant DC voltages across In the proposed converter, by using the duty cycles of $D_{1}$ and $D_{2}$, the first and second output voltages of $V_{o 1}$ and $V_{o 2}$, respectively are regulated at the same time for any constant voltages under the input voltage or output loads variations. In this study, at first, the proposed SIDO mother-module is analyzed and then the results of the expanded form of the proposed converter to 2 -input $/ 3$ output, 3 -input/4-output, 4 -input/5-output and also ( $N-1$ )input/ $N$-output are given. The power circuit of expanded multi-input, multi-output converter is illustrated in Fig. 2(b). As an example, in Fig. 3 the switching pattern of switches for $D_{1}<D_{2}$ is shown.

Moreover, it includes two switches $S_{1}$ and $S_{2}$ with the operating duty cycles of $D_{1}$ and $D_{2}$, respectively.

## A. Analysis of the Proposed Single-input, Dualoutput SIDO Mother-Module

The proposed converter can operate for two conditions of duty cycles as $D_{1}<D_{2}$ and $D_{1}>D_{2}$. As a result, it has different equations in these conditions which are explained in the following sections. The equivalent circuits of the proposed converter during a switching period for $D_{1}<D_{2}$ and $D_{1}>D_{2}$ are illustrated in Figs. 4 and 5, respectively.

## A1. Analysis for $D_{1}<D_{2}$

Considering Fig. 4, the proposed converter has three operating modes. Accordingly, the voltage across the inductor $L_{1}$ during a switching period would be:
$v_{L 1}= \begin{cases}V_{i} & \text { during Mode } 1\left(D_{1} T_{s}\right) \\ V_{i}-V_{C 2} & \text { during Modes } 2,3\left(1-D_{1}\right) T_{s}\end{cases}$
As a result, in the steady state, the voltage balance law for the inductor $L_{1}$ can be written as follows:
$\tilde{v_{L 1}}=D_{1} V_{i}+\left(1-D_{1}\right)\left(V_{i}-V_{C 2}\right)=0$
By simplifying the above equation, it is obtained as follows:
$V_{C 2}=\left[1 /\left(1-D_{1}\right)\right] V_{i}$
Considering Figs. 4(b) and 4(c), during modes 2 and 3, the switch $S_{1}$ is OFF and the diodes $D_{1 a}$ and $D_{2 b}$ are ON. As a result, it can be written as follows:
$V_{C 1}=V_{C 2}-V_{i}=\left[D_{1} /\left(1-D_{1}\right)\right] V_{i}$
Considering Fig. 4(a), during mode 1 , the switch $S_{1}$ and diode $D_{1 a}$ are conducting. The conversion ratio of first output voltage over the input voltage for the first port $\left(G_{1}=V_{o 1} / V_{i}\right)$ is obtained as follows:
$G_{1}=V_{o 1} / V_{i}=\left[\left(V_{C 1}+V_{C 2}\right) / V_{i}+1\right]=2 /\left(1-D_{1}\right)$
Considering Fig. 4, the voltage across the inductor $L_{2}$ during a switching period is calculated as follows:

$$
v_{L 2}= \begin{cases}V_{i}+V_{C 2} & \text { during Mode } 1\left(D_{1} T_{s}\right)  \tag{6}\\ V_{i} & \text { during Mode } 2\left[\left(D_{2}-D_{1}\right) T_{s}\right] \\ V_{i}-V_{o 2} & \text { during Modes } 3\left[\left(1-D_{2}\right) T_{s}\right]\end{cases}
$$


(a)

(b)

(c)

FIGURE 1. (a) General application of a DC-DC multiport converter; (b) Conventional schematic for integrating various input sources and output loads applying SISO DC-DC converters; (c) Proposed schematic for integrating various input sources and output loads applying MIMO DC-DC converter.


FIGURE 2. The proposed converter and its expanded structure; (a) SIDO converter; (b) MIMO converter.


FIGURE 3. Theoretical waveforms of the proposed converter during a switching period for $D_{2}>D_{1}$.

As a result, in the steady-state, it can be written that: $\tilde{v_{L 2}}=\left(V_{i}+V_{C 2}\right) D_{1}+V_{i}\left(D_{2}-D_{1}\right)+\left(V_{i}-V_{o 2}\right)\left(1-D_{2}\right)=0(7)$
Consequently, the conversion ratio of second output voltage over the input voltage ( $G_{2}=V_{o 2} / V_{i}$ ) is obtained as follows:
$G_{2}=\left[D_{1} V_{C 2} / V_{i}+1\right] /\left(1-D_{2}\right)=1 /\left[\left(1-D_{1}\right)\left(1-D_{2}\right)\right]$

Considering Fig. 4, the voltage stresses on switches and diodes during the time interval that they are OFF is calculated as following equations:
$V_{S 1}=V_{C 2}=V_{o 1} / 2 \quad$ during $\left[\left(1-D_{1}\right) T_{s}\right]$
$V_{D 1 b}=V_{o 1}-V_{C 2}=V_{o 1} / 2$ during $\left(1-D_{1}\right) T_{s}$
$V_{D 1 a}=V_{C 2}=V_{o 1} / 2 \quad$ during $D_{1} T_{s}$
$V_{S 2}=V_{o 2} \quad$ during Mode $3\left[\left(1-D_{2}\right) T_{s}\right]$
$V_{D 2 b}=V_{C 2}=V_{o 1} / 2 \quad$ during $D_{1} T_{s}$
$V_{D 2 a}= \begin{cases}V_{C 2}+V_{o 2}=V_{o 1} / 2+V_{o 2} & \text { during Mode } 1\left(D_{1} T_{s}\right) \\ V_{o 2} & \text { Mode } 2\left[\left(D_{2}-D_{1}\right) T_{s}\right]\end{cases}$
where considering Fig. 3, the interval time of $\left(1-D_{1}\right) T_{s}$ is equal to the interval time of modes 2 and $3 . D_{1} T_{s}$ is equal to the time interval for mode 1. Considering Fig. 4, the average currents of switches and diodes during their conducting interval time are calculated as following equations:
$I_{S 1}=\left(I_{L 1}-I_{o 1}\right) / D_{1} \quad$ during $D_{1} T_{s}$
$I_{D 1 b}=I_{o 1} / D_{1} \quad$ during $D_{1} T_{s}$
$I_{D 1 a}=I_{o 1} /\left(1-D_{1}\right) \quad$ during $\left(1-D_{1}\right) T_{s}$
$I_{S 2}=I_{L 2}=\left(I_{L 2}-I_{o 2}\right) / D_{2} \quad$ during $D_{2} T_{s}$
$I_{D 2 b}=\left(I_{o 1}+I_{L 2}-I_{o 2}\right) /\left(1-D_{1}\right) \quad$ during $\left(1-D_{1}\right) T_{s}$
$I_{D 2 a}=I_{L 2}=I_{o 2} /\left(1-D_{2}\right) \quad$ during $\left(1-D_{2}\right) T_{s}$
It is obvious that the average input current of $i_{i}$ would be equal to $I_{i 1}=I_{L 1}+I_{L 2}$. Considering power balance law, the average current of $I_{L 1}$ would be obtained as follows:

$$
\begin{equation*}
I_{L 1}=G_{1} I_{o 1}+G_{2} I_{o 2}-I_{L 2}=\frac{D_{1} I_{o 1}}{\left(1-D_{1}\right)\left(1-D_{2}\right)}+\frac{2 I_{o 2}}{1-D_{1}} \tag{21}
\end{equation*}
$$

## A2. Analysis for $D_{1}>D_{2}$

The equivalent circuits of the proposed converter during first and third modes for $D_{1}>D_{2}$ are same as them for $D_{1}<D_{2}$, which are illustrated in Fig. 4(a) and 4(c), respectively. The equivalent power circuit for second mode of $D_{1}>D_{2}$ is shown in Fig. 5. Accordingly, the equations (1)(5) are obtained in the operation of $D_{1}>D_{2}$ same as $D_{1}<D_{2}$ .Considering Figs. 4(a), 4(c) and 4, the voltage across the inductor $L_{2}$ during a switching period is:
$v_{L 2}= \begin{cases}V_{i}+V_{C 2} & \text { during Modes } 1,2\left(D_{2} T_{s}\right) \\ V_{i}-V_{o 2} & \text { during Modes } 3\left[\left(1-D_{2}\right) T_{s}\right]\end{cases}$
Consequently, applying the voltage balance law for the inductor $L_{2}$ results that the conversion ratio of second output voltage over the input voltage ( $G_{2}=V_{o 2} / V_{i}$ ) :


FIGURE 4. The equivalent power circuits of Modes 1, 2 , 3 for $D_{1}<D_{2}$; (a) Mode 1; (b) Mode 2; (c) Mode 3.

$G_{2}=\left[D_{2} V_{C 2} / V_{i}+1\right] /\left(1-D_{2}\right)=\left[1+D_{2} /\left(1-D_{1}\right)\right] /\left(1-D_{2}\right)$
The voltage stresses on switches and diodes during the time interval that they are OFF is calculated as follows:
$V_{D 2 a}=V_{C 2}+V_{o 2} \quad$ during Mode $1\left(D_{2} T_{s}\right)$
$V_{S 2}= \begin{cases}V_{C 2}+V_{o 2} & \text { during Mode } 2\left[\left(D_{1}-D_{2}\right) T_{s}\right] \\ V_{o 2} & \text { during Mode } 3\left[\left(1-D_{1}\right) T_{s}\right]\end{cases}$
Also, in this operation, same as the operation of $D_{1}<D_{2}$, the equations (9)-(11) and (13) are obtained. Considering Figs. 4(a), 4(c) and 4, the average currents of switches and diodes during their conducting interval time are calculated as equations (15)-(20). Considering power balance law, the average current of $I_{L 1}$ would be obtained as follows:

$$
\begin{equation*}
I_{L 1}=G_{1} I_{o 1}+G_{2} I_{o 2}-I_{L 2}=\frac{D_{2} I_{o 1}}{\left(1-D_{1}\right)\left(1-D_{2}\right)}+\frac{2 I_{o 2}}{1-D_{1}} \tag{26}
\end{equation*}
$$

## A3. Design Considerations

In continuous conduction mode (CCM) operation of the proposed converter, the average values of the currents passing through the inductances $L_{1}$ and $L_{2}$ have to be higher than half of their current ripples $\left[I_{L}>\left(\Delta I_{L} / 2\right)\right]$. Consequently, the following inequalities have to be verified;
$L_{1}>\left(V_{i} D_{1}\right) /\left(2 I_{L 1} f_{s}\right)$
$L_{2}>\left(V_{i}-V_{o 2}\right)\left(1-D_{2}\right) /\left(2 I_{L 2} f_{s}\right)$
The inductors' currents ripple is calculated as
$\Delta i_{L 1}=V_{i} D_{1} T_{s} / L_{1}$ and $\Delta i_{L 2}=\left(V_{i}-V_{o 2}\right)\left(1-D_{2}\right) T_{s} / L_{2}$.
Therefore, it can be written that:
$i_{L 1-\max }=I_{L 1} \pm \Delta i_{L 1} / 2$
$i_{L 2-\max }=I_{L 2} \pm \Delta i_{L 2} / 2$
For both conditions of $D_{1}<D_{2}$ and $D_{1}>D_{2}$, the average currents of the capacitors are calculated as follows;
$I_{C o 1}= \begin{cases}{\left[\left(1-D_{1}\right) / D_{1}\right] I_{o 1}} & \text { during }\left(D_{1} T_{s}\right) \\ -I_{o 1} & \text { during }\left(1-D_{1}\right) T_{s}\end{cases}$
$I_{C o 2}=\left\{\begin{array}{lr}-I_{o 2} & \text { during }\left(D_{2} T_{s}\right) \\ I_{L 2}-I_{o 2}=\left[D_{2} /\left(1-D_{2}\right)\right] I_{o 2} & \text { during }\left(1-D_{2}\right) T_{s}\end{array}\right.$
$B_{0}=\left[\begin{array}{c}1 / L_{1} \\ 1 / L_{2} \\ -1 /\left(2 r_{C} C_{1}\right) \\ \left(1-2 D_{1}\right) / C_{2} \\ D_{1} /\left(2 r_{C} C_{o 1}\right) \\ 0\end{array}\right], A=\left[\begin{array}{cccccc}0 & 0 & 0 & -\left(1-D_{1}\right) / L_{1} & 0 & 0 \\ 0 & 0 & 0 & D_{1} / L_{2} & 0 & -\left(1-D_{2}\right) / L_{2} \\ r_{C}\left(1-D_{1}\right) / C_{1} & r_{C} D_{1} / C_{1} & -1 /\left(2 r_{C} C_{1}\right) & \left(1-2 D_{1}\right) / C_{1} & D_{1} / C_{1} & 0 \\ r_{C}\left(1-D_{1}\right) / C_{2} & -r_{C} D_{1} / C_{2} & \left(1-2 D_{C}\right) / C_{2} & -1 / C_{2} & D_{1} / C_{2} & 0 \\ 0 & -D_{1} /\left(2 C_{o 1}\right) & D_{1} /\left(2 r_{C} C_{o 1}\right) & D_{1} /\left(2 r_{C} C_{o 1}\right) & -D_{1} /\left(2 r_{C} C_{o 1}\right)-1 /\left(R_{o 1} C_{o 1}\right) & 0 \\ 0 & \left(1-D_{2}\right) / C_{o 2} & 0 & 0 & 0 & -1 /\left(R_{o 2} C_{o 2}\right)\end{array}\right]$
$G_{1}(s)=\left.\frac{\tilde{v}_{C o 1}}{\tilde{d}_{1}}\right|_{\tilde{d}_{2}=0, \tilde{v}_{i}=0}=\frac{G_{v_{c_{01}-d 1}}(s)}{G_{p}(s)}=C_{1} B_{1}(s I-A)^{-1}$
$G_{2}(s)=\left.\frac{\tilde{v}_{C o 2}}{\tilde{d}_{1}}\right|_{\tilde{d}_{1}=0, \tilde{r}_{i}=0}=\frac{G_{v_{C o 2}-d 2}(s)}{G_{p}(s)}=C_{2} B_{2}(s I-A)^{-1}$
where;
$C_{1}=\left[\begin{array}{llllll}0 & 0 & 0 & 0 & 1 & 0\end{array}\right]$
$C_{2}=\left[\begin{array}{llllll}0 & 0 & 0 & 0 & 0 & 1\end{array}\right]$
Therefore, by adjusting the PI parameters $K_{p}$ and $K_{i}$ of the voltage loop controllers, the closed-loop system of the proposed converter which is shown in Fig. 6, can achieve a better stability performance.
$G_{c 1}=K_{p 1}+K_{i 1} / s=0.00001+0.24 / s$
$G_{c 2}=K_{p 2}+K_{i 2} / s=0.0001+0.05 / s$
In order to generate the drive signals for $S_{1}$ and $S_{2}$ in Fig. 6 the PWM technique is used and $D_{1}$ and $D_{2}$ are respectively compared with the saw tooth wave $V_{t}$. When $D_{1}$ is higher than $V_{t}, S_{1}$ is in on-state. Moreover, $S_{2}$ is in on-state when $D_{2}$ is larger than $V_{t}$. The bode diagrams of the open-loop transfer functions with the PI voltage controllers in the step-up operating mode can be obtained as shown in Fig. 7. The amplitude margin and the phase margin are both greater than 0 . Therefore, the closedloop systems of the proposed converter, which adopts the PI voltage controllers, can operate stably. As mentioned before, the poles of transfer function are calculated before and were in the left half's plane.


FIGURE 6. Closed loop controller of the output voltages for the proposed SIDO mother-module for $D_{2}>D_{1}$.


FIGURE 7. Bode plots of the small-signal open-loop transfer functions with PI voltage controller; (a) bode for ( $\left.G_{C 1}(s) \times G_{1}(s)\right)$; bode for (

$$
\left.G_{C 2}(s) \times G_{2}(s)\right) .
$$

$\left[\begin{array}{c}\cdot \\ \dot{i_{L 1}} \\ \cdot \\ \dot{i_{L 2}} \\ \cdot \\ \cdot \\ \cdot \\ \cdot \\ \cdot \\ \cdot \\ \cdot v_{C o 1} \\ \cdot \\ v_{C o 2}\end{array}\right]=\left[\begin{array}{ccccc} \\ 0 & 0 & 0 & -\left(1-d_{1}\right) / L_{1} & 0 \\ r_{C}\left(1-d_{1}\right) / C_{1} & r_{C} d_{1} / C_{1} & -1 /\left(2 r_{C} C_{1}\right) & \left(1-2 d_{1}\right) / C_{1} & d_{1} / C_{1} \\ r_{C}\left(1-d_{1}\right) / C_{2} & -r_{C} d_{1} / C_{2} & \left(1-2 d_{1}\right) / C_{2} & -1 / C_{2} & d_{1} / C_{2} \\ 0 & -d_{1} /\left(2 C_{o 1}\right) & d_{1} /\left(2 r_{C} C_{o 1}\right) & d_{1} /\left(2 r_{C} C_{o 1}\right) & -d_{1} /\left(2 r_{C} C_{o 1}\right)-1 /\left(R_{o 1} C_{o 1}\right) \\ 0 & \left(1-d_{2}\right) / C_{o 2} & 0 & 0 & 0\end{array}\right.$
$\left.\begin{array}{c}0 \\ -\left(1-d_{2}\right) / L_{2} \\ 0 \\ 0 \\ 0 \\ -1 /\left(R_{o 2} C_{o 2}\right)\end{array}\right]\left[\begin{array}{c}i_{L 1} \\ i_{L 2} \\ v_{C 1} \\ v_{C 2} \\ v_{C o 1} \\ v_{C o 2}\end{array}\right]+\left[\begin{array}{c}1 / L_{1} \\ 1 / L_{2} \\ -1 /\left(2 r_{C} C_{1}\right) \\ \left(1-2 d_{1}\right) / C_{2} \\ d_{1} /\left(2 r_{C} C_{o 1}\right) \\ 0\end{array}\right] V_{i}$

Consequently, the state equations for error dynamics can be concluded as equation (52).
As a result, by replacing (49)-(50) into (52), it would be written as equation (53).



$$
\left[\begin{array}{c}
e_{1}+i_{L 1 d} \\
e_{2}+i_{L 2 d} \\
e_{3}+v_{C 1 d} \\
e_{4}+v_{C 2 d} \\
e_{5}+v_{\text {Cold }} \\
e_{6}+v_{C o 2 d} \\
z_{1} \\
z_{2}
\end{array}\right]+\left[\begin{array}{c}
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
-k_{I 1} v_{\text {Cold }} \\
-k_{I 2} v_{C o 2 d}
\end{array}\right]+\left[\begin{array}{c}
1 / L_{1} \\
1 / L_{2} \\
-1 /\left(2 r_{C} C_{1}\right) \\
\left(1-2 \sqrt{\left.k_{P 1} e_{5}+z_{1}\right) / C_{2}}\right. \\
\sqrt{k_{P 1} e_{5}+z_{1}} /\left(2 r_{C} C_{o 1}\right) \\
0 \\
0 \\
0
\end{array}\right] V_{i}
$$

The equilibrium point of error Matrix in (53) is obtained by setting error matrix equal to 0 as follows;
$\left[\begin{array}{c}\dot{e}_{1} \\ \cdot \\ e_{2} \\ \cdot \\ e_{3} \\ \cdot \\ e_{4} \\ \cdot \\ e_{5} \\ \cdot \\ e_{6} \\ \cdot \\ z_{1} \\ \cdot \\ z_{2}\end{array}\right]=\left[\begin{array}{l}0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0\end{array}\right]$, results $e_{\text {Equilibrium }}=\left[\begin{array}{l}e_{1 \infty} \\ e_{2 \infty} \\ e_{3 \infty} \\ e_{4 \infty} \\ e_{5 \infty} \\ e_{6 \infty} \\ z_{1 \infty} \\ z_{2 \infty}\end{array}\right]$
Consequently, the linearization of the closed-loop system about $e_{\text {Equilibrium }}$ is obtained as follows;

$$
\dot{\eta}=M \eta=M\left[\begin{array}{c}
e_{1}-e_{1 \infty}  \tag{56}\\
e_{2}-e_{2 \infty} \\
e_{3}-e_{3 \infty} \\
e_{4}-e_{4 \infty} \\
e_{5}-e_{5 \infty} \\
e_{6}-e_{6 \infty} \\
z_{1}-z_{1 \infty} \\
z_{2}-z_{2 \infty}
\end{array}\right]^{T}
$$

Considering (53)-(56), the closed-loop system can be simplified as given in APENDIX, which will be asymptotically stable if all the eigenvalues lie in the left-half complex plane. The eigenvalues of the closed loop system are given by the characteristic equation of $|\lambda I-M|=0$. Fig .8 shows schematic of the closed loop nonlinear digital controller for regulation of output voltages in the proposed SIDO mother-module for $D_{2}>D_{1}$.


FIGURE 8 Closed loop nonlinear digital controller for regulation of output voltages in the proposed SIDO mother-module for $D_{2}>D_{1}$.

## B. Analysis of the Proposed Dual-input, Three-output DITO Developed Module

The power circuit of the proposed dual input, thee output converter is illustrated as Fig. 9. The proposed converter has six conditions of duty cycles for 2 input, 3 output topology as shown in the left column of Table II. As a result, the calculated equations for the output voltage of $V_{o 3}$ in six conditions of duty cycle are illustrated in second column of Table II.
TABLE II OUTPUT VOLTAGES OF PROPOSED CONVERTER FOR 2 INPUT, 3 OUTPUT TOPOLOGY

| Duty cycle conditions | The Output voltage of third load [ $V_{o 3}$ ] |
| :---: | :---: |
| $D_{3}>D_{2}>D_{1}$ | $\begin{aligned} & {\left[V_{i 3}+D_{1} V_{C 2}+D_{2} V_{C 3}\right] / /\left(1-D_{3}\right)} \\ & =\left[V_{o 2}+V_{i 3}-V_{i}\right] /\left(1-D_{3}\right) \\ & =1 /\left[\left(1-D_{3}\right)\left(1-D_{2}\right)\left(1-D_{1}\right)\right] \end{aligned}$ |
| $\begin{aligned} & D_{1}>D_{2}>D_{3} \\ & D_{2}>D_{1}>D_{3} \end{aligned}$ | $\begin{aligned} & {\left[V_{i 3}+D_{3}\left(V_{C 2}+V_{C 3}\right)\right] /\left(1-D_{3}\right)} \\ & =\left\{V_{i 3}+\left[D_{3} /\left(1-D_{1}\right)\right] V_{i}+D_{3} V_{o 2}\right\} /\left(1-D_{3}\right) \end{aligned}$ |
| $\begin{aligned} & D_{3}>D_{1}>D_{2} \\ & D_{1}>D_{3}>D_{2} \end{aligned}$ | $\begin{aligned} & \hline\left[V_{i 3}+D_{2}\left(V_{C 2}+V_{C 3}\right)\right] /\left(1-D_{3}\right) \\ & =\left\{V_{i 3}+\left[D_{2} /\left(1-D_{1}\right)\right] V_{i}+D_{2} V_{o 2}\right\} /\left(1-D_{3}\right) \end{aligned}$ |
| $D_{2}>D_{3}>D_{1}$ | $\begin{aligned} & {\left[V_{i 3}+D_{1} V_{C 2}+D_{3} V_{C 3}\right] / /\left(1-D_{3}\right)} \\ & =\left\{V_{i 3}+\left[D_{1} /\left(1-D_{1}\right)\right] V_{i}+D_{3} V_{o 2}\right\} /\left(1-D_{3}\right) \end{aligned}$ |
| $V_{C 2}=V_{i} /\left(1-D_{1}\right) \quad V_{C 3}=V_{o 2}$ |  |

According to the third row of Table II, the output voltage of $V_{o 3}$ , is same for two conditions of $D_{2}>D_{1}>D_{3}$ and $D_{1}>D_{2}>D_{3}$. In this part, as an example, the theoretical analysis of the twoinput, three output converter with the duty cycle condition of $D_{2}>D_{1}>D_{3}$ is given. The equivalent power circuits of the proposed converter for the duty cycle condition of $D_{2}>D_{1}>D_{3}$, during a switching period is shown in Fig. 10.
Considering Fig. 10, the voltage stress on switch and diodes in the third stage of DITO converter, during the time interval that they are OFF is calculated as following equations:
$V_{s 3}=\left\{\begin{array}{lc}V_{C 2}+V_{C 3}+V_{o 3}=\left(V_{o 1} / 2\right)+V_{o 2}+V_{o 3} & \left(D_{1}-D_{3}\right) T_{s} \\ V_{C 3}+V_{o 3}=V_{o 2}+V_{o 3} & \left(D_{2}-D_{1}\right) T_{s} \\ V_{o 3} & \left(1-D_{2}\right) T_{s}\end{array}\right.$
$V_{D 3 b}=V_{D 2 a}= \begin{cases}V_{o 1} / 2+V_{o 2} & \text { for } D_{1} T_{s} \\ V_{o 2} & \text { for }\left(D_{2}-D_{1}\right) T_{s}\end{cases}$
$\left.V_{D 3 a}\right|_{D_{3} T_{s}}=V_{C 2}+V_{C 3}+V_{o 3}=\left(V_{o 1} / 2\right)+V_{o 2}+V_{o 3}$
The voltage stress on switches and diodes in the first and second stages of the proposed DITO converter during their conducting interval time are calculated as (9)-(14) for SIDO converter.
Considering Fig. 10, the average currents of switch and diodes in the third stage of the proposed converter during their conducting interval time are calculated as following equations:
$I_{S 3}=\left(I_{L 3}-I_{o 3}\right) / D_{3}=I_{L 3} \quad$ during $D_{3} T_{s}$
$I_{D 3 a}=I_{o 3} /\left(1-D_{3}\right)=I_{L 3} \quad$ during $\left(1-D_{3}\right) T_{s}$
On the other hand, considering that the diodes $\mathrm{D}_{3 \mathrm{~b}}$ and $\mathrm{D}_{2 \mathrm{a}}$ are turning ON in the same time interval. As a result, it can be written that:
$I_{D 3 b}=\frac{I_{L 3}-I_{o 3}}{1-D_{2}}=I_{L 2}-\frac{I_{o 2}}{1-D_{2}} \quad \quad \operatorname{during}\left(1-D_{2}\right) T_{s}$
The average value of inductor current in the third stage is obtained as follows:
$I_{L 3}=I_{o 3} /\left(1-D_{3}\right)$


FIGURE 9. The proposed DITO converter.

(a)

(b)

(c)

(d)

FIGURE 10. The equivalent circuits of proposed DITO converter during Modes 1, 2, 3, 4 for $D_{2}>D_{1}>D_{3}$; (a) Mode 1; (b) Mode 2; (c) Mode 3; (d) Mode 4.

By simplifying (62), it can be resulted that
$I_{L 2}=I_{o 3} D_{3} /\left[\left(1-D_{3}\right)\left(1-D_{2}\right)\right]+\left[I_{o 2} /\left(1-D_{2}\right)\right]$
It is obvious that the average input current of $i_{i}$ would be equal to $I_{i 1}=I_{L 1}+I_{L 2}$. Considering power balance law $\left(P_{o T}=P_{i T}\right)$, results:
$V_{o 1} I_{o 1}+V_{o 2} I_{o 2}+V_{o 3} I_{o 3}=V_{i 2}\left(I_{L 1}+I_{L 2}\right)+V_{i 3} I_{L 3}$
$\frac{2 I_{o 1} V_{i 2}}{1-D_{1}}+\frac{I_{o 2} V_{i 2}}{\left(1-D_{1}\right)\left(1-D_{2}\right)}+\left(V_{i 3}+\frac{D_{3}}{1-D_{1}} V_{i 2}+D_{3} V_{o 2}\right) \frac{I_{o 3}}{1-D_{3}}$
$=V_{i 2} I_{L 1}+V_{i 2}\left[\frac{D_{3} I_{o 3}}{\left(1-D_{3}\right)\left(1-D_{2}\right)}+\frac{I_{o 2}}{\left(1-D_{2}\right)}\right]+V_{i 3} \frac{I_{o 3}}{1-D_{3}}$
Considering above equation, the average value of inductor current $I_{L 1}$, would be obtained as follows:
$I_{L 1}=\frac{2 I_{o 1}}{1-D_{1}}+\frac{D_{1} I_{o 2}}{\left(1-D_{1}\right)\left(1-D_{2}\right)}+\frac{D_{3}\left(1-D_{2}+D_{1}\right) I_{o 3}}{\left(1-D_{1}\right)\left(1-D_{2}\right)\left(1-D_{3}\right)}$
Consequently, the average currents of switches and diodes in the first and second stages of the proposed converter during their conducting interval time are calculated as (15)-(20) for SIDO converter.

## C. Analysis of proposed Three-input, Four-output (TIFO) developed module

The proposed converter has twenty forth conditions of duty cycles for 3-input, 4-output topology as shown in the left column of Table III. As a result, the calculated equations for the output voltages in each condition of duty cycles are illustrated in second column of Table III.

TABLE III OUTPUT VOLTAGES OF PROPOSED CONVERTER FOR 3-INPUT, 4OUTPUT TOPOLOGY

| Duty cycle conditions | The Output voltage of third load [ $V_{o 4}$ ] |
| :---: | :---: |
| $\begin{aligned} D_{1,2,4} & >D_{3}\left(D_{3}=D_{\text {min }}\right) \\ & (6 \text { states }) \end{aligned}$ | $\begin{aligned} & {\left[V_{i 4}+D_{3}\left(V_{C 2}+V_{C 3}+V_{C 4}\right)\right] /\left(1-D_{4}\right)} \\ & =\left[V_{i 4}+D_{3}\left(V_{C 2}+V_{o 2}+V_{o 3}\right)\right] /\left(1-D_{4}\right) \end{aligned}$ |
| $\begin{aligned} D_{1,2,3} & >D_{4}\left(D_{4}=D_{\text {min }}\right) \\ & (6 \text { states }) \end{aligned}$ | $\begin{aligned} & {\left[V_{i 4}+D_{4}\left(V_{C 2}+V_{C 3}+V_{C 4}\right)\right] /\left(1-D_{4}\right)} \\ & =\left[V_{i 4}+D_{4}\left(V_{C 2}+V_{o 2}+V_{o 3}\right)\right] /\left(1-D_{4}\right) \end{aligned}$ |
| $\begin{aligned} & D_{3}>D_{2}>D_{4}>D_{1} \\ & D_{2}>D_{3}>D_{4}>D_{1} \end{aligned}$ | $\begin{aligned} & {\left[V_{i 4}+D_{4}\left(V_{C 3}+V_{C 4}\right)+D_{1} V_{C 2}\right] /\left(1-D_{4}\right)} \\ & =\left[V_{i 4}+D_{4}\left(V_{o 2}+V_{o 3}\right)+D_{1} V_{C 2}\right] /\left(1-D_{4}\right) \end{aligned}$ |
| $D_{3}>D_{4}>D_{2}>D_{1}$ | $\begin{aligned} & {\left[V_{i 4}+D_{4} V_{C 4}+D_{2} V_{C 3}+D_{1} V_{C 2}\right] /\left(1-D_{4}\right)} \\ & =\left[V_{i 4}+D_{4} V_{o 3}+D_{2} V_{o 2}+D_{1} V_{C 2}\right] /\left(1-D_{4}\right) \end{aligned}$ |
| $\begin{aligned} & D_{4}>D_{2}>D_{3}>D_{1} \\ & D_{2}>D_{4}>D_{3}>D_{1} \end{aligned}$ | $\begin{aligned} & {\left[V_{i 4}+D_{3}\left(V_{C 3}+V_{C 4}\right)+D_{1} V_{C 2}\right] /\left(1-D_{4}\right)} \\ & =\left[V_{i 4}+D_{3}\left(V_{o 2}+V_{o 3}\right)+D_{1} V_{C 2}\right] /\left(1-D_{4}\right) \end{aligned}$ |
| $D_{4}>D_{3}>D_{2}>D_{1}$ | $\begin{aligned} & {\left[V_{i 4}+D_{3} V_{C 4}+D_{2} V_{C 3}+D_{1} V_{C 2}\right] /\left(1-D_{4}\right)} \\ & =\left[V_{i 4}+D_{3} V_{o 3}+D_{2} V_{o 2}+D_{1} V_{C 2}\right] /\left(1-D_{4}\right) \end{aligned}$ |
| $\begin{aligned} & D_{4}>D_{1}>D_{3}>D_{2} \\ & D_{4}>D_{3}>D_{1}>D_{2} \\ & D_{1}>D_{4}>D_{3}>D_{2} \end{aligned}$ | $\begin{aligned} & {\left[V_{i 4}+D_{3} V_{C 4}+D_{2}\left(V_{C 3}+V_{C 2}\right)\right] /\left(1-D_{4}\right)} \\ & =\left[V_{i 4}+D_{3} V_{o 3}+D_{2}\left(V_{o 2}+V_{C 2}\right)\right] /\left(1-D_{4}\right) \end{aligned}$ |
| $\begin{aligned} & D_{3}>D_{1}>D_{4}>D_{2} \\ & D_{1}>D_{3}>D_{4}>D_{2} \\ & D_{3}>D_{4}>D_{1}>D_{2} \end{aligned}$ | $\begin{aligned} & {\left[V_{i 4}+D_{4} V_{C 4}+D_{2}\left(V_{c 3}+V_{c 2}\right)\right] /\left(1-D_{4}\right)} \\ & =\left[V_{i 4}+D_{4} V_{o 3}+D_{2}\left(V_{o 2}+V_{C 2}\right)\right] /\left(1-D_{4}\right) \end{aligned}$ |

## D. Analysis of Proposed $N-1$ Input, $N$ Output Converter

In the proposed converter, the number of input ports and output ports can be increased. As a result, considering Tables II and III, the output voltages of the proposed $N-1$ input, $N$ output converter in Fig. 2(b) for some duty cycle conditions can be calculated as the following equations.
D1. $D_{1}<D_{2}<D_{3}<\ldots<D_{k}$

For this condition of duty cycles, $\mathrm{k}^{\text {th }}$ output voltage $\left(V_{o k}\right)$ is obtained as follows;

$$
\begin{equation*}
V_{o k}=\frac{1}{1-D_{k}}\left[V_{i k}-V_{i(k-1)}+V_{o(k-1)}\right], \quad k=3,4, \ldots, N \tag{68}
\end{equation*}
$$

where considering $V_{i k}=V_{i(k-1)}=V_{i}$, the above equation can be summarized as follows;
$V_{o k}=\frac{V_{o(k-1)}}{1-D_{N}}=\prod_{j=1}^{k} \frac{V_{i}}{1-D_{j}}$ for $k=3,4, \ldots, N$
D2. $D_{1}>D_{2}>D_{3}>\ldots>D_{k}$
For this condition of duty cycles, $\mathrm{k}^{\text {th }}$ output voltage $\left(V_{o k}\right)$ is obtained as follows;

$$
\begin{equation*}
V_{o k}=\frac{1}{1-D_{N}}\left[V_{i k}+\left[D_{k} /\left(1-D_{1}\right)\right] V_{i}+D_{k} \sum_{j=3}^{k-1} V_{o(j-1)}\right] \tag{70}
\end{equation*}
$$

$k=3,4, \ldots, N$
D3. $D_{1}, D_{2}, D_{3}, D_{4}, \ldots \ldots, D_{N-1}>D_{N}$ and $D_{1}, D_{2}, D_{3}, D_{4}, \ldots \ldots, D_{N-2}, D_{N}>D_{N-1}$
In these conditions of duty cycles $\left(D_{N}=D_{\text {min }}\right)$ and $\left(D_{N-1}=D_{\text {min }}\right), N^{\text {th }}$ output voltage would be obtained as follows;

$$
\begin{equation*}
V_{o N}=\frac{1}{1-D_{N}}\left[V_{i N}+\left[D_{\min } /\left(1-D_{1}\right)\right] V_{i}+D_{\min } \sum_{j=4}^{N} V_{o(j-1)}\right] \tag{71}
\end{equation*}
$$

In Fig. 11, the possibility of output voltages conversion ratio considering the same input voltages and ascending duty cycles ( $D_{1}<D_{2}<D_{3}<\ldots<D_{k}$ ) is shown. From Fig. 11, it can be obtained that the conversion ratio of the converter increases in the outer output ports. In contrast, for descending duty cycles ( $D_{1}>D_{2}>D_{3}>\ldots>D_{k}$ ), the inner output ports will have higher conversion ratios. This feature makes the proposed converter to be useful in versatile applications.


FIGURE 11. The possibility of output voltages conversion ratio considering the same input voltages and ascending duty cycles

$$
\left(D_{1}<D_{2}<D_{3}<\ldots<D_{k}\right)
$$

## III. COMPARATIVE RESULTS

The proposed converter with SIDO structure and the other conventional two-output converters are compared in Table IV and their DC characteristics including voltage conversion ratio of first output port $\left(G_{\text {port-1 }}\right)$, second output port $\left(G_{\text {port-2 }}\right)$, total voltage gain $\left(G_{T}\right)$, the total normalized maximum voltage stresses on the switches and diodes $\left[\Sigma\left(V_{S}+V_{D}\right)_{\max } / V_{o_{-} \max }\right]$, number of switches $\left(N_{S}\right)$, diodes $\left(N_{D}\right)$, inductors $\left(N_{I}\right)$, capacitors $\left(N_{C}\right)$, coupled-inductors $\left(N_{C I}\right)$ the total components number ( $N_{T}$ ) are summarized in Table IV. The total voltage gain $\left(G_{T}\right)$ versus duty cycle is shown in Fig. 12(a). The turn ratio of coupled inductors is considered as $n=1$

Considering Fig. 12(a) the proposed SIDO mother-module has higher voltage gain than the other conventional SIDO converters. $G_{T}$ in the presented converters in Table IV can be considered as $G_{T}=V_{o 1} / V_{i}+V_{o 2} / V_{i}$. Fig. 12(b) shows the ratio of $\Sigma\left(V_{S_{-\max }}+V_{D_{-} \text {max }}\right) / V_{o_{- \text {max }}}$, which the proposed SIDO mother-module has the medium value comparing to other compared converters. The ratio of total voltage gain over total components number ( $G_{T} / N_{T}$ ) would be a fair factor to be compared as Fig. 12(c). Considering Fig. 12(c), the proposed SIDO mother-module has almost higher value of $G_{T} / N_{T}$ than the other converters, which verifies the proposed SIDO mothermodule has better performance comparing to other converters in Table IV.


FIGURE 12. The comparison results of proposed SIDO mother-module with conventional SIDO converters versus duty cycle (D); (a) total voltage gain; (b) the total normalized voltage stress on switches and diodes; (c) total voltage gain over total components number.

The proposed converter with four input structure and the other conventional four input converters are compared in Table V and their DC characteristics including voltage conversion ratio of each output port $\left(G_{\text {port-1 }}, G_{\text {port-2 }}, G_{\text {port-2 }}, \ldots\right)$, total voltage gain $\left(G_{T}\right)$, the normalized maximum voltage stress on switch $\left[V_{S \text { max }} / V_{o_{-} \max }\right]$, the average conducting current stress on the switch with maximum voltage stress $I_{S\left(V_{s} \max \right)}$, the normalized maximum power on switch, number of output ports ( $n_{\text {out }}$ ), operating duty cycle range, number of switches $\left(N_{S}\right)$, diodes $\left(N_{D}\right)$, inductors $\left(N_{I}\right)$, capacitors $\left(N_{C}\right)$, the total components number $\left(N_{T}\right)$ are summarized in Table V. The
total voltage gain $\left(G_{T}\right)$ versus duty cycle is shown in Fig. 13 (a). Considering Fig. 13 (a) the proposed four-input converter has the highest voltage gain comparing to two other conventional four-input converters. $G_{T}$ in the presented converters in Table V can be considered as $G_{T}=\sum_{j=1}^{j=n_{o u t}} V_{o j} / V_{i}$. By considering that, the voltage gain would be increased by using more components. As a result, the criteria of total voltage gain over total components number ( $G_{T} / N_{T}$ ) would be a fair factor to be compared as Fig. 13 (b). Considering Fig. 13 (b), the proposed four-input converter has highest value of $G_{T} / N_{T}$ which verifies the proposed converter has better performance comparing to two other converters. The presented converters in Table V have different voltage conversion ratios for the output ports (for the proposed four-input converter the voltage gain of
 in which, in one port the voltage gain is higher than that for other ports of the converter and it can be named as $G_{\text {max }}$. Consequently, in Fig. 13(c), the maximum reachable voltage gain of the presented converters in Table V is compared. It is resulted that the proposed four-input converter has the highest value of $G_{\text {max }}$ comparing to two other conventional four-input converters in Table V. Fig. 13 (d) shows the normalized maximum power stress on switch, in which the proposed fourinput converter has the minimum value comparing to other compared four-input converters in [22] and [28]. Consequently, the high cost related to selecting the switches with high power avoided for the proposed converter. Fig. 14 shows the twoinput, three-output version of the proposed multiport DC-DC converter and its equivalent three single-input, single-output DC-DC converters. From Table VI, one can see that the proposed converter can provide much higher conversion ratio with the same voltage stress on switches in comparison with the usage of three SISO DC-DC converters with the same structures as the ones used in the proposed converter.


FIGURE 13. The comparison results proposed four-input converter with conventional four-input converters versus duty cycle ( $D$ ); (a) total voltage gain; (b) total voltage gain over total components number; (c) the maximum voltage gain from one of output ports in the multi output converters; (d) the total normalized power (voltage $\times$ current) stress on switches.

TABLE IV COMPARISON OF HIGH VOLTAGE GAIN SINGLE-INPUT/DUAL-OUTPUT CONVERTERS

| DC-DC <br> Converters | $G_{\text {port }-1}=\frac{V_{o 1}}{V_{i}}$ | $G_{p o r{ }_{-2} 2}=\frac{V_{o 2}}{V_{i}}$ | $G_{T}$ | $\frac{\Sigma\left(V_{S}+V_{D}\right)_{\max }}{V_{o \_\max }}$ | $N_{S}$ | $N_{D}$ | $N_{I}$ | $N_{C}$ | $N_{C l}$ | $N_{T}$ | Controllable output voltages at the same time with separate parameters of duty cycles | Expandable from input and output sides (Ninput, N output) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [11] | $D /(1-D)$ | $\approx D /(1-D)$ | $2 D /(1-D)$ | $3 / D$ | 2 | 1 | 3 | 3 | - | 9 | Yes | No |
| [15] | $1 /(1-D)$ | $1 / D$ | $[1 /(1-D)]+1 / D$ | 3 | 3 | - | 2 | 4 | 2 | 11 | No | Yes |
| [16] | $1 /(1-D)$ | 1/(1-D) | $2 /(1-D)$ | 4 | 2 | 2 | - | 2 | 1 | 7 | Yes | No |
| [17] | $2 N /(1-D)$ | D / ( $1-\mathrm{D}$ ) | $\begin{gathered} \text { For } \mathrm{N}=1 \\ (2+D) /(1-D) \end{gathered}$ | 4 | 4 | 3 | - | 3 | 2 | 12 | No | No |
| [19] | $\begin{gathered} \simeq 1 / D \\ 0<D<0.5 \end{gathered}$ | $\begin{gathered} 1 / D \\ 0<D<0.5 \end{gathered}$ | $\begin{gathered} 2 / D \\ 0<D<0.5 \end{gathered}$ | 3 | 3 | 3 | 1 | 3 | - | 10 | Yes | No |
| [20] | $\begin{aligned} & 1 /(2-2 D) \\ & 0.5<D<1 \end{aligned}$ | $\begin{aligned} & (1-D) /(2-2 D) \\ & 0.5<D<1 \end{aligned}$ | $\begin{aligned} & (2-D) /(2-2 D) \\ & 0.5<D<1 \end{aligned}$ | 3 | 4 | 2 | 2 | 3 | - | 11 | Yes | No |
| [25-A] | $1 /(1-D)$ | $-1 /(1-D)$ | $2 /(1-D)$ | 4 | 1 | 3 | 1 | 3 | - | 8 | No | Yes up to four output |
| [25-B] | $1 /(1-D)$ | $2 /(1-D)$ | $3 /(1-D)$ | 5/2 | 1 | 3 | 1 | 3 | - | 8 | No | Yes up to four output |
| [25-C] | $1 /(1-D)$ | $(2-D) /(1-D)$ | $(3-D) /(1-D)$ | $4 /(1-D)$ | 1 | 3 | 1 | 3 | - | 8 | No | Yes up to four output |
| [26] | $\simeq 1 /(2 D)$ | $\simeq 1 /(2 D)$ | $\approx 1 / \mathrm{D}$ | 6 | 2 | 2 | 1 | 2 | - | 7 | No | Expandable only from output side ( N output) |
| Proposed converter | $2 /\left(1-D_{1}\right)$ | $\begin{aligned} & \frac{1}{\left(1-D_{1}\right)\left(1-D_{2}\right)} \\ & 0<D_{1}<D_{2}<1 \end{aligned}$ | $\frac{1}{1-D_{1}}\left(\frac{1}{1-D_{2}}+2\right)$ | $\begin{gathered} \text { For } 0<D_{2}<0.5: \\ 2+\frac{3-D_{2}}{2\left(1-D_{2}\right)} \\ \text { For } 0.5<D_{2}<1: \\ 7-5 D_{2} \\ \hline \end{gathered}$ | 2 | 4 | 2 | 4 | - | 12 | Yes | Yes |

TABLE V Comparison of high voltage gain four-input converters

| DC-DC <br> Converters | $\begin{gathered} G_{p o r t}=\frac{V_{o}}{V_{i}} \\ V_{i 1}=V_{i 2}=V_{i 3}=V_{i 4} \end{gathered}$ | $G_{\text {max }}$ | $I_{S(V \text { max })}$ | $V_{S \text { max }}$ | $\begin{aligned} & P_{S_{S-N}}= \\ & \frac{V_{S \text { max }} I_{S(V \text { max })}}{\sum_{j=1}^{n o u l} P_{o j}} \\ & P_{o}=P_{o 1}=P_{o 2}=\ldots \end{aligned}$ | $n_{\text {out }}$ | Operatin g duty cycle | $N_{s}$ | $N_{D}$ | $N_{t}$ | $N_{C}$ | $N_{T}$ | Controlla ble output voltages at the same time | Expan dable from input and output sides (Ninput, N output ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [23] | $\begin{gathered} G_{\text {port }-1}=\frac{V_{o 1}}{V_{i}}=\frac{2}{1-D_{1}}+\frac{1}{1-D_{2}}+\frac{1}{1-D_{4}} \\ G_{\text {port }-2}=\frac{V_{o 2}}{V_{i}}=\frac{1}{1-D_{2}}+\frac{1}{1-D_{3}}+\frac{1}{1-D_{4}} \\ G_{T}=\frac{7}{1-D} \end{gathered}$ | $\begin{aligned} & G_{\text {por } n_{-1}}= \\ & \frac{4}{1-D} \end{aligned}$ | $\begin{aligned} & I_{S 4}= \\ & \frac{I_{o 1}+I_{o 2}}{1-D_{4}} \end{aligned}$ | $\begin{aligned} & V_{S 4} \\ & =\frac{V_{o 1}}{4} \end{aligned}$ | $\begin{aligned} & \frac{\frac{V_{o 1}}{4} \frac{I_{o 1}+I_{o 2}}{1-D_{4}}}{\sum P_{o}}= \\ & \frac{P_{o 1}+(4 / 3) P_{o 1}}{4\left(1-D_{4}\right)} \\ & 2 P_{o 1} \end{aligned}=\frac{7 / 24}{1-D_{4}},$ | 2 | $\begin{aligned} & 0.5<D_{1}, \\ & D_{2}, D_{3}, \\ & D_{4}<1 \end{aligned}$ | 4 | 7 | 4 | 5 | 20 | Yes | Yes to N input and M output And $\mathrm{M}<\mathrm{N}$ |
| [27] | $\begin{aligned} & G_{\text {por }_{-} 1}=\frac{V_{o 1}}{V_{i}}=\frac{D_{1}}{1-D_{1}} \\ & G_{\text {port }_{2}}==\frac{V_{o 2}}{V_{i}}=\frac{D_{2}}{1-D_{2}} \\ & G_{\text {poo }-3}=\frac{V_{o 3}}{V_{i}}=\frac{D_{3}}{1-D_{3}} \\ & G_{\text {por }-4}=\frac{D_{4}}{1-D_{4}} \\ & G_{T}=\frac{4 D}{1-D} \end{aligned}$ | $\frac{D}{1-D}$ | $\frac{I_{o}}{1-D_{4}}$ | $V_{o 1}$ | $\begin{aligned} & \frac{I_{o}}{\frac{1-D_{4}}{\Sigma P_{o}}} V_{o 1} \\ & =\frac{1}{4\left(1-D_{4}\right)} \end{aligned}$ | 4 | $\begin{aligned} & 0<D_{1}, \\ & D_{2}, D_{3}, \\ & D_{4}<1 \end{aligned}$ | 8 | 8 | 1 | - | 17 | Yes | Yes to N input and N output |
| Proposed four input, converter |  | $\begin{aligned} & G_{\text {port_5 }} \\ & =\frac{1}{(1-D)^{5}} \end{aligned}$ | $\begin{gathered} I_{s 5}= \\ \frac{D_{5} I_{o 5}}{1-D_{5}} \end{gathered}$ | $\begin{aligned} & V_{s 5} \\ & =V_{o 5} \end{aligned}$ | $\begin{aligned} & \frac{D_{5} I_{o 5} V_{o 5}}{\left(1-D_{5}\right)\left(\sum_{k=1}^{5} P_{o k}\right)} \\ & =\frac{D_{5}}{5\left(1-D_{5}\right)} \end{aligned}$ | 5 | $\begin{aligned} & 0<D_{1}, D_{2} \\ & , D_{3}, D_{4} \\ & , D_{5}<1 \end{aligned}$ | 5 | 10 | 5 | 5 | 25 | Yes | Yes to N-1 input and N output |

TABLE VI COMPARISON OF PROPOSED MULTIPORT DC-DC CONVERTER (FOR E.G. 2-INPUT, 3-OUTPUT VERSION) WITH THREE SINGLE-INPUT, SINGLEOUTPUT WITH THE SAME APPLICATION AND THE SAME DERIVED STRUCTURES.

| DC-DC <br> Converters | $\begin{gathered} G_{p o r t}=\frac{V_{o}}{V_{i}} \\ V_{i 1}=V_{i 2}=V_{i 3}=V_{i 4} \end{gathered}$ | $G_{\text {max }}$ | $V_{S \text { max }}$ | $n_{\text {in }}$ | $n_{\text {out }}$ | Operating duty cycle | $N_{S}$ | $N_{D}$ | $N_{\text {I }}$ | $N_{C}$ | $N_{T}$ | Controllable output voltages at the same time |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SISO <br> CONVERTER1 | $G_{p o r t-1}=\frac{2}{1-D}$ | $\begin{aligned} & G_{\text {port-1 }}= \\ & \frac{2}{1-D} \end{aligned}$ | $\begin{aligned} & V_{S 3}=V_{o 3} \\ & V_{S 2}=V_{o 2} \\ & V_{S 1}=V_{o 1} \end{aligned}$ | 2 | 3 | $\begin{aligned} & 0>D_{1}>1 \\ & 0>D_{2}>1 \\ & 0>D_{3}>1 \end{aligned}$ | 1 | 3 | 1 | 3 | 16 | Yes |
| SISO <br> Converter 2 | $G_{p o r t-2}=\frac{1}{1-D}$ |  |  |  |  |  | 1 | 1 | 1 | 1 |  |  |
| SISO <br> CONVERTER 3 | $G_{p o r t-3}=\frac{1}{1-D}$ |  |  |  |  |  | 1 | 1 | 1 | 1 |  |  |
| three-input, three-output converter using three SISO converters | $G_{T}=G_{p o r t-1}+G_{p o r t-2}+G_{p o r t-3}$ |  |  |  |  |  | 3 | 5 | 3 | 5 |  |  |
| Proposed two-input, three-output converter | $\begin{gathered} G_{p o r t-1}=\frac{V_{o 1}}{V_{i}}=\frac{2}{1-D_{1}} \\ G_{p o r r_{-} 2}=\frac{V_{o 2}}{V_{i}}=\frac{1}{\left(1-D_{1}\right)\left(1-D_{2}\right)} \\ G_{p o r t_{3} 3}=\frac{V_{o 3}}{V_{i}}=\frac{1}{\left(1-D_{3}\right)\left(1-D_{2}\right)\left(1-D_{1}\right)} \\ G_{T}=G_{p o r t-1}+G_{p o r t-2}+G_{p o r t-3} \end{gathered}$ | $\begin{aligned} & G_{p o r t-3}= \\ & \frac{1}{(1-D)^{3}} \end{aligned}$ | $\begin{aligned} & V_{S 3}=V_{o 3} \\ & V_{S 2}=V_{o 2} \\ & V_{S 1}=V_{o 1} \end{aligned}$ | 3 | 3 | $\begin{aligned} & 0>D_{3}>D_{2} \\ & >D_{1}>1 \end{aligned}$ | 3 | 6 | 3 | 6 | 18 | Yes |



FIGURE 14. The combination of the two-input, three-output version of the proposed multiport DC-DC converter from three single-input, single-output DC-DC converters.

## IV. Experimental Results

The proposed converter is implemented in Laboratory and the experimental results which are shown in Figs. 15-17 and 21-22 verify the accuracy performance of the proposed converter and the calculated theoretical results for SIDO and DITO operations, respectively. The used experimental parameters are given in Table VII.

## A. Experimental Results of the Proposed SIDO Mother-Module

The input voltages and output voltages are considered as $V_{i}=30 \mathrm{~V}$ and $V_{o 1} / V_{o 2}=150 \mathrm{~V} / 250 \mathrm{~V}$, respectively. As a result, by considering the used parameters in Table VII, the currents and powers are calculated as $P_{o 1}=225 \mathrm{~W}$ and $P_{o 2}=250 \mathrm{~W}, I_{o 1}=1.5 \mathrm{~A}$ and $I_{o 2}=1 \mathrm{~A}$. The average currents of inductors are calculated as $I_{L 1}=5\left(I_{o 1}+I_{o 2}\right)=12.5 \mathrm{~A} \quad$ and $\quad I_{L 2}=I_{o 2} / 0.3=3.33 \mathrm{~A}$. Considering the input voltage as $V_{i}=30 \mathrm{~V}, D_{1}=0.6 \mathrm{~V}$,
$T_{s}=20 \mu \mathrm{sec}, I_{L 1}=12.5 \mathrm{~A}$, the value of inductor $L_{1}$ should verify $L_{1}>14.4 \mu \mathrm{H}$. On the other hand, considering the $D_{2}=0.7 \mathrm{~V}, I_{L 2}=3.33 \mathrm{~A}$, the value of inductor $L_{2}$ should verify $L_{2}>198.2 \mu H$. As a result, the values of inductances $L_{1}$ and $L_{2}$ can be selected as $L_{1}=100 \mu H$ and $L_{2}=500 \mu H$ for using in the implemented prototype. The theoretical values for the capacitors are calculated for the parameters of $D_{1}=0.6 \mathrm{~V}, \quad D_{2}=0.7 \mathrm{~V}, \quad r_{C}=0.03 \Omega$, $f_{s}=50 \mathrm{kHZ}$ from Table I as $C_{1}=61.5 \mu F, C_{2}=224 \mu \mathrm{~F}$, $C_{o 1-\min }=200 \mu F, C_{o 2-\min }=80 \mu F$, therefore, the values of capacitors can be selected same as their values in Table VII.

The ripple of inductors' currents is obtained as $\Delta i_{L 1}=3.6 \mathrm{~A}$ and $\Delta i_{L 2}=2.64 \mathrm{~A}$. Therefore, the maximum and minimum value of inductor $L_{1}$ is calculated equal to $i_{L 1-\max }=14.3 \mathrm{~A}$ and $i_{L 1-\min }=10.7 \mathrm{~A}$. And also, the maximum and minimum value of inductor $L_{2}$ is calculated as $i_{L 2-\max }=4.65 \mathrm{~A}$ and $i_{L 2-\min }=2.01 \mathrm{~A}$. According to Fig. 16, the experimental results of inductors currents can be verified. The voltage stresses on switches and diodes are;
$V_{S 1}=V_{D 1 b}=V_{o 1} / 2=\left.75 \mathrm{~V}\right|_{\left(1-D_{1}\right) T_{s}}$,
$V_{S 2}=V_{o 2}=\left.250 \mathrm{~V}\right|_{\left(1-D_{2}\right) T_{s}}, ., V_{D 1 a}=V_{D 2 b}=V_{o 1} / 2=\left.75 \mathrm{~V}\right|_{D_{1} T_{s}}$
,$V_{D 2 a}=\left\{\begin{array}{l}V_{o 1} / 2+V_{o 2}=\left.325 V\right|_{D_{1} T_{s}} \\ V_{o 2}=\left.250 V\right|_{\left(D_{2}-D_{1}\right) T_{s}}\end{array}\right.$
The average currents of switches and diodes are;
$\left.I_{S_{1}}\right|_{D_{1} T_{s}}=18.33 \mathrm{~A}, I_{D 1 b}=I_{o 1} / D_{1}=\left.2.5 A\right|_{D_{1} T_{s}}$,
$I_{D 1 a}=I_{o 1} /\left(1-D_{1}\right)=\left.3.75 A\right|_{\left(1-D_{1}\right) T_{s}}, . . I_{S 2}=I_{L 2}=\left.3.32 A\right|_{D_{2} T_{s}}$,
$I_{D 2 b}=\left(I_{o 1}+I_{L 2}-I_{o 2}\right) /\left(1-D_{1}\right)=\left.9.55 A\right|_{\left(1-D_{1}\right) T_{s}}$,
$I_{D 2 a}=I_{L 2}=\left.3.33 A\right|_{\left(1-D_{2}\right) T_{s}}$.

A comparison between measured results in Figs. 15 and 16 and the theoretical results shows that they verify each other to a great extent. Both two output voltages can be controlled simultaneously as shown in Fig. 17. For controlling the output voltages, the microcontroller STM32F4DISCOVERY is used. The output voltage regulations of the proposed converter under variation of the input voltage, increasing suddenly from 30 V to 40 V and dropping to 20 V are extracted to demonstrate this capability of the circuit.


FIGURE 15. Voltages on switches and diodes.


FIGURE 16. Currents of inductors, switches and diodes.


FIGURE 17. Output voltages regulation under the input voltage variation; (a) the output voltage $V_{o 1}$; (b) the output voltage $V_{o 2}$.

Fig . 18 shows the output voltage regulations of the proposed SIDO mother-module by using the closed loop nonlinear digital controller under variation of the output powers. Where, from Fig. 18(a), the output power $\mathrm{P}_{\mathrm{ol}}$ is decreasing suddenly at $\mathrm{t}=0.3$ [sec], from 225 W to 112 W and increasing to 225 W at $t=0.7$ [sec]. Moreover, based on Fig. 18(b), power $\mathrm{P}_{\mathrm{o} 2}$ is decreasing suddenly at $\mathrm{t}=0.4[\mathrm{sec}]$, from 250 W to 125 W and increasing to 250 W at $\mathrm{t}=0.8$ [sec]. The values of used controlling parameters are as $\mathrm{k}_{\mathrm{p} 1}=0.0000000001, \mathrm{k}_{\mathrm{i} 1}=0.35$, $k_{p 2}=0.002$ and $k_{i 2}=0.3$. Considering Fig. 18, during variations of the output power of each of two output ports at different
moments, the two output voltages are remained at the stable value.


FIGURE 18. Closed loop nonlinear digital controller for regulation of output voltages in the proposed SIDO mother-module for $D_{2}>D_{1}$
(a) the output voltage $V_{o 1}$ and power $P_{o 1}$; (b) the output voltage $V_{o 2}$ and power $P_{o z}$.
TABLE VII EXPERIMENTAL PARAMETERS
\(\left.$$
\begin{array}{c|c}\hline \hline \begin{array}{c}\text { Input voltages/output } \\
\text { voltages }\end{array} & V_{i} / V_{o 1} / V_{o 2}=30 \mathrm{~V} / 150 \mathrm{~V} / 250 \mathrm{~V} \\
\hline \begin{array}{c}\text { Output Powers }\end{array} & P_{o 1} / P_{o 2}=225 \mathrm{~W} / 250 \mathrm{~W} \\
\hline \begin{array}{c}\text { Duty } \\
\text { cycles/Frequency }\end{array} & D_{1}=0.6, D_{2}=0.7, f_{s}=50 \mathrm{kHz} \\
\hline \text { Capacitors } & C_{o 1}=C_{o 2}=C_{2}=220 \mu F, C_{1}=100 \mu \mathrm{~F} \\
\hline \text { Inductors } & \begin{array}{c}L_{1}=100 \mu H, L_{2}=500 \mu H, \\
\text { Type: Toroid TDK PC40-T72 }\end{array}
$$ <br>
\hline Switches/Diodes \& S_{1}, S_{2}: IPW60R017C7 <br>

Diodes D_{1 a}, D_{1 b}, D_{2 a}, D_{2 b}: DSEI 120\end{array}\right]\)| $R_{o 1} / R_{o 2}=100 \Omega / 250 \Omega$ |  |
| :---: | :---: |
| Loads | For $R_{o 1} / R_{o 2} / R_{o 3}=100 \Omega / 250 \Omega / 400 \Omega$ |

Efficiency of the proposed SIDO mother-module depends on several parameters. conduction losses of switches ( $P_{\text {Cond }, S}$ ) and diodes $\left(P_{\text {Cond }, D}\right)$, the switching losses for the switches ( $P_{s w, S}$ ) and diodes ( $P_{s w, D}$ ), conduction power loss of inductors ( $P_{\text {Cond }, L 1}, P_{\text {Cond }, L 2}$ ), conduction power loss of capacitors ( $P_{\text {Cond }, C}$ ), total power loss of switches $\left(P_{S, T o t}\right)$, total power loss of diodes $\left(P_{D, T o t}\right)$, total conduction loss of inductors $\left(P_{\text {Cond }, L}\right)$, total conduction loss of capacitors ( $P_{\text {Cond }, C}$ ) and total power loss of all components $\left(P_{\text {Loss }}\right)$ are calculated as shown in Table VIII. The efficiency of proposed converter is concluded as Eff $=P_{o T} /\left(P_{o T}+P_{\text {Loss }}\right)$. where $P_{o T}$ is output power that is written as $P_{o T}=P_{o 1}+P_{o 2}$. As a result, the internal resistors of diodes $\left(r_{D}\right)$, switches $\left(r_{S}\right)$, inductors $\left(r_{L}\right)$, capacitors $\left(r_{C}\right)$, forward drop voltage of diodes $\left(V_{F D}\right)$, forward drop voltage of switches $\left(V_{F S}\right)$, maximum instantaneous reverse current ( $I_{R}$ ) and rise and full times of switches as ( $t_{r}$ and $t_{f}$ ) are considered for calculating power losses. At turning-off moment of diodes, the diode current reverses for a reverse recovery time $\left(t_{r r}\right)$.
The theoretical calculated and experimental efficiency curves of proposed converter versus output power are plotted as illustrated in Fig. 19(a) where, in this figure the output powers ratio is as $P_{o 1}=0.9 P_{o 2}$. The total power is equal to $\left(0<P_{o T}=P_{o 2}+P_{o 1}=1.9 P_{o 2}<500 \mathrm{~W}\right)$. The power loss calculation for the proposed converter is done for the output
power equal to $P_{o T}=445 \mathrm{~W}$. where, $P_{o 1}=211 \mathrm{~W}$ and $P_{o 2}=233 \mathrm{~W}$. Therefore, the total power losses of switches, diodes, inductors, capacitors and total power loss are obtained as $P_{S, T o t}=0.446 P_{o T}, P_{D, T o t}=0.215 P_{o T}, P_{L, T o t}=0.26 P_{o T}$, $P_{C, T o t}=0.075 P_{o T}, \quad P_{\text {Loss }}=31.83 \mathrm{~W}, \quad P_{o T}=444 W$ respectively. As a result, the power loss distribution among the different components is shown in Fig. 19(b). The implemented prototype of the proposed converter in Laboratory is shown in Fig. 20.
TABLE VIII. POWER LOSS CALCULATION FOR ALL COMPONENTS OF THE

| PROPOSED CONVERTER |  |
| :---: | :---: |
| Conduction loss | $\begin{aligned} & P_{\text {Cond }, S 1}=\frac{1}{T_{s}} \int_{0}^{D T_{s}}\left(V_{F S 1} i_{S 1}+r_{S} i_{S 1}^{2}\right) d t=\left[V_{F S 1}+r_{S} \frac{I_{S 1}}{D_{1}}\right] I_{S 1} \\ & P_{\text {Cond }, S 2}=\left[V_{F S 2}+r_{S} I_{S 2} / D_{2}\right] I_{S 2}, \\ & P_{\text {Cond }, D 1 b}=\left(V_{F D 1 b}+r_{D} I_{D 1 b} / D_{1}\right) I_{D 1 b} \\ & P_{\text {Cond }, D 1 a}=\left[V_{F D 1 a}+r_{D} I_{D 1 a} /\left(1-D_{1}\right)\right] I_{D 1 a} \\ & P_{\text {Cond }, D 2 b}=\left[V_{F D 2 b}+r_{D} I_{D 2 b} /\left(1-D_{1}\right)\right] I_{D 2 b} \\ & P_{\text {Cond }, D 2 a}=\left(V_{F D 2 a}+r_{D} I_{D 2 a} /\left(1-D_{2}\right)\right) I_{D 2 a} \\ & \hline \end{aligned}$ |
| Switching loss | $\begin{aligned} & P_{s w, S 1}=\frac{1}{T_{s}}\left(\int_{0}^{t o n} v_{S 1} i_{S 1} d t+\int_{0}^{\text {toff }} v_{S 1} i_{S 1} d t\right)=f_{S} V_{S 1} \frac{I_{S 1}}{D_{1}} \frac{t_{r}+t_{f}}{6} . \\ & P_{s w, S 2}=f_{S} V_{S 2}\left(I_{S 2} / D_{2}\right)\left(t_{r}+t_{f}\right) / 6 \\ & P_{s w, D 1 b}=\frac{1}{T_{s}} \int_{0}^{t_{r}} P_{D}(t) d t=\frac{f_{S} V_{D 1 b} I_{R} t_{r r}}{6}, \\ & P_{s w, D 1 a}=\frac{f_{S} V_{D 1 a} I_{R} t_{r r}}{6} \\ & P_{s w, D 2 b}=f_{S} V_{D 2 b} I_{R} t_{r r} / 6, P_{s w, D 2 a}=f_{S} V_{D 2 a} I_{R} t_{r r} / 6 \end{aligned}$ |
| Total switches loss | $P_{S, \text { Tot }}=P_{\text {Cond }, S 1}+P_{\text {Cond }, S 2}+P_{s w, S 1}+P_{s w, S 2}$ |
| Total diodes loss | $\begin{aligned} & P_{D, T o t}=P_{C o n d, D 1 b}+P_{C o n d, D 1 a}+P_{\text {Cond }, D 2 b}+P_{\text {Cond }, D 2 a} \\ & +P_{s w, D 1 b}+P_{s w, D 1 a}+P_{s w, D 2 b}+P_{s w, D 2 a} \end{aligned}$ |
| Total losses of the inductors | $\begin{aligned} & P_{\text {Cond }, L 1}=r_{L} I_{L 1}{ }^{2}, P_{\text {Cond }, L 2}=r_{L} I_{L 2}{ }^{2}, \\ & P_{L, t o t}=P_{\text {Cond }, L 1}+P_{\text {Cond }, L 2} \end{aligned}$ |
| Total capacitors loss | $\begin{aligned} & P_{\text {Cond }, C}=\frac{1}{T_{s}} \int_{0}^{T_{s}} r_{C} i_{C}{ }^{2} d t \\ & P_{\text {Cond }, C 1}=r_{C}\left(I_{o 1} / D_{1}\right)^{2} D_{1}+r_{C}\left[I_{o 1} /\left(1-D_{1}\right)\right]^{2}\left(1-D_{1}\right) \\ & P_{\text {Cond }, C 2}=r_{C}\left\{\left[I_{L 1}-I_{o 2} /\left(1-D_{1}\right)\right]\left(1-D_{1}\right) / D_{1}\right\}^{2} D_{1}+ \\ & \quad r_{C}\left[I_{L 1}-I_{o 2} /\left(1-D_{1}\right)\right]^{2}\left(1-D_{1}\right) \\ & P_{\text {Cond }, C o 1}=r_{C}\left\{\left[\left(1-D_{1}\right) / D_{1}\right] I_{o 1}\right\}^{2} D_{1}+r_{C} I_{o 1}{ }^{2}\left(1-D_{1}\right) \\ & P_{\text {Cond }, C o 2}=r_{C} I_{o 2}{ }^{2} D_{2}+r_{C}\left[I_{o 2} D_{2} /\left(1-D_{2}\right)\right]^{2}\left(1-D_{2}\right) \\ & P_{C, \text { Tot }}=P_{\text {Cond }, C 1}+P_{\text {Cond }, C 2}+P_{\text {Cond }, C o 1}+P_{\text {Cond }, C o 2} \end{aligned}$ |
| Total power loss | $P_{\text {Loss }}=P_{S, T o t}+P_{D, T o t}+P_{C, T o t}+P_{L, T o t}$ |

## B. Experimental results of the proposed DITO developed module

The used experimental parameters are given in Table IX. The input voltages and output voltages are considered as $V_{i 2} / V_{i 3}=30 \mathrm{~V} / 40 \mathrm{~V}$ and $V_{o 1} / V_{o 2} / V_{o 3}=150 \mathrm{~V} / 250 \mathrm{~V} / 405 \mathrm{~V}$, respectively. It is obvious that the output voltages $V_{o 1}, V_{o 2}$, output loads $R_{o 1}, R_{o 2}$, powers $P_{o 1}, P_{o 2}$, duty cycles $D_{1}, D_{2}$, inductors $L_{1}, L_{2}$ in first and second stage of DITO operation are same as SIDO operation. As a result, the voltages on switches, diodes, and capacitors in first and second stage of DITO operation are obtained same as SIDO operation. The voltage waveforms of third stage in DITO operation, are shown in Figs 21 and 22. As a result, by considering the used
parameters in Table IX, the output currents and powers are calculated as $P_{o 1}=225 \mathrm{~W}, \quad P_{o 2}=250 \mathrm{~W}, \quad P_{o 3}=410 \mathrm{~W}$, $I_{o 1}=1.5 \mathrm{~A} \quad I_{o 2}=1 \mathrm{~A}$ and $I_{o 3}=0.98 \mathrm{~A}$. The average currents of inductors are calculated as $I_{L 1}=20 \mathrm{~A}$ and $I_{L 2}=6.71 \mathrm{~A}$, $I_{L 3}=2 I_{o 3}=2.02 \mathrm{~A}$.

Eff (\%)

(a)

FIGURE 19. Efficiency of proposed converter versus output power and power loss distribution; (a) Experimental and theoretical efficiency; (b) Power loss distribution for $P_{o T}=450 \mathrm{~W}$


FIGURE 20. Implemented prototype of the proposed converter.

|  | TABLE IX SIMULATION PARAMETERS |
| :---: | :---: |
| Input voltages/output <br> voltages | $V_{i 2} / V_{i 3} / V_{o 1} / V_{o 2} / V_{o 3}=30 \mathrm{~V} / 40 \mathrm{~V} / 150 \mathrm{~V} / 250 \mathrm{~V} / 405 \mathrm{~V}$ |
| Output Powers | $P_{o 1} / P_{o 2} / P_{o 3}=225 \mathrm{~W} / 250 \mathrm{~W} / 410 \mathrm{~W}$ |
| Duty cycles/Frequency | $D_{1}=0.6, D_{2}=0.7, D_{3}=0.5, f_{s}=50 \mathrm{kHz}$ |
| Capacitors | $C_{o 1}=C_{o 2}=C_{2}=C_{o 3}=220 \mu \mathrm{~F}, C_{1}=100 \mu \mathrm{~F}$ |
| Inductors | $L_{1}=100 \mu H, L_{2}=500 \mu \mathrm{H}, L_{3}=2 \mathrm{mH}$ |
| Loads | For $R_{o 1} / R_{o 2} / R_{o 3}=100 \Omega / 250 \Omega / 400 \Omega$ |

The voltage stresses on switch and diodes in the third stage;
$\left.V_{S 1}\right|_{\left(1-D_{1}\right) T_{s}}=\left.V_{D 1 b}\right|_{\left(1-D_{1}\right) T_{s}}=V_{o 1} / 2=75 \mathrm{~V}$,
$\left.V_{S 2}\right|_{\left(1-D_{2}\right) T_{s}}=V_{o 2}=250 \mathrm{~V}$,
$\left.V_{D 1 a}\right|_{D_{1} T_{s}}=\left.V_{D 2 b}\right|_{D_{1} T_{s}}=V_{o 1} / 2=75 \mathrm{~V} \mid$
, $V_{D 3 b}=V_{D 2 a}=\left\{\begin{array}{l}V_{o 1} / 2+V_{o 2}=325 \mathrm{~V}: \text { for } D_{1} T_{s} \\ V_{o 2}=250 \mathrm{~V}: \text { for }\left(D_{2}-D_{1}\right) T_{s}\end{array}\right.$,
$\left.V_{D 3 a}\right|_{D_{3} T_{s}}=V_{C 2}+V_{C 3}+V_{o 3}=730 \mathrm{~V}$
$V_{S 3}=\left\{\begin{array}{lr}V_{C 2}+V_{C 3}+V_{o 3}=730 \mathrm{~V} & \left(D_{1}-D_{3}\right) T_{s} \\ V_{C 3}+V_{o 3}=655 \mathrm{~V} & \left(D_{2}-D_{1}\right) T_{s} \\ V_{o 3}=405 \mathrm{~V} & \left(1-D_{2}\right) T_{s}\end{array}\right.$
The average currents of switches and diodes are;
$\left.I_{S 1}\right|_{D_{1} T_{s}}=30.83 \mathrm{~A},\left.\quad I_{D 1 b}\right|_{D_{1} T_{s}}=I_{o 1} / D_{1}=2.5 \mathrm{~A}$,
$\left.I_{D 1 a}\right|_{\left(1-D_{1}\right) T_{s}}=I_{o 1} /\left(1-D_{1}\right)=3.75 \mathrm{~A},\left.\quad \quad I_{S 2}\right|_{D_{2} T_{s}}=8.15 \mathrm{~A}$,
$\left.I_{D 2 b}\right|_{\left(1-D_{1}\right) T_{s}}=\left(I_{o 1}+I_{L 2}-I_{o 2}\right) /\left(1-D_{1}\right)=18.05 \mathrm{~A},$.
$\left.I_{D 2 a}\right|_{\left(1-D_{2}\right) T_{s}}=I_{o 2} /\left(1-D_{2}\right)=3.33 \mathrm{~A},\left.I_{S 3}\right|_{D_{3} T_{s}}=I_{L 3}=2 \mathrm{~A}$
$\left.I_{D 3 a}\right|_{\left(1-D_{3}\right) T_{s}}=I_{L 3}=2 \mathrm{~A}$
$\left.I_{D 3 b}\right|_{D_{3} T_{s}}=D_{3} I_{L 3} /\left(1-D_{2}\right)=3.33 \mathrm{~A}$
A comparison between measured results in Figs. 21 and 22 and the theoretical results shows that they verify each other to a great extent.



FIGURE 22. Currents of inductors, switches and diodes.
Fig. 23 shows the output voltage regulations of the proposed DITO converter by using the closed loop nonlinear digital controller under variation of the output powers. From Fig. 23(a), the output power $P_{o 1}$ decreasing suddenly at $t=0.3[\mathrm{sec}]$, from 225 W to 112 W and increasing to 225 W at $\mathrm{t}=0.7[\mathrm{sec}]$. Moreover, in Fig. 23(b), power $\mathrm{P}_{\mathrm{o} 2}$ decreasing suddenly at $\mathrm{t}=0.4$ [sec], from 250 W to 125 W and increasing to 250 W at $\mathrm{t}=0.8$ [sec]. Furthermore, power $\mathrm{P}_{03}$ is decreasing suddenly at $\mathrm{t}=0.5$ [sec], from 820 W to 410 W and increasing to 820 W at $\mathrm{t}=0.9[\mathrm{sec}]$ according to Fig. 23(c). The values of used controlling parameters are as $\mathrm{k}_{\mathrm{pl}}=0.002, \mathrm{k}_{\mathrm{i} 1}=0.3$, $\mathrm{k}_{\mathrm{p} 2}=0.00000002$ and $\mathrm{k}_{\mathrm{i} 2}=0.08, \mathrm{k}_{\mathrm{p} 3}=0.001$ and $\mathrm{k}_{\mathrm{i} 3}=0.08$. Considering Fig. (21), it can be seen that even by changing the out put load of each of three output ports at different moments, the three output voltages are remained at the stable value and the variations of output voltages under the variation of three output loads are negligible.

FIGURE 23. Three output voltages regulation under the output powers variation; (a) the output voltage $V_{o 1}$ and power $P_{o 1}$; (b) the output voltage $V_{o 2}$ and power $P_{o 2}$; (c) the output voltage $V_{o 3}$ and power $P_{o 3}$.

## VI. CONCLUSION

In this paper, a transformerless multiport converter is presented. The number of input and output ports of the proposed converter can be increased which makes the converter suitable for a wide range of applications. The proposed converter has higher voltage gain for ports with the low power stress on switches. Moreover, high duty cycles would not be applied to the switches to obtain higher powers or stabilizing the output voltages. The voltage gain of each of the output ports is increased and controlled by its own cell and the ports can be operated independent from each other. Also, a nonlinear-based control that can compensate for the transient drop or raise of power by these sources is adopted.

## APPENDIX

$M=\left[\begin{array}{c}\frac{\partial \dot{e}_{1}}{\partial e_{1}}=0 \\ \partial \dot{e}_{2} \\ \partial \dot{e}_{1} \\ \frac{\partial \dot{e}_{3}}{\partial e_{1}}=r_{c}\left(1-\sqrt{k_{p 1} e_{3}+z_{1}}\right) / C_{1} \\ \frac{\partial \dot{e}_{4}}{\partial e_{1}}=r_{C}\left(1-\sqrt{k_{p_{1}} e_{5}+z_{1}}\right) / C_{2} \\ 0 \\ 0 \\ 0 \\ 0\end{array}\right.$
$\frac{\partial \dot{e}_{1}}{\partial e_{2}}=0$
$\partial \dot{e}_{2_{2}}=0$
$\partial e_{2}$
$\begin{aligned} & \frac{\partial \dot{e}_{3}}{\partial e_{2}}=r_{C} \sqrt{k_{p 1} e_{s}+z_{1}} / C_{1} \\ & \frac{\partial \dot{e}_{s}}{\partial e_{2}}=-r_{C} \sqrt{k_{p 1} e_{s}+z_{1}} / C_{2} \\ &-\frac{\sqrt{k_{p 2} e_{s}+z_{1}}}{2 C_{o 1}} \\ &\left(1-\sqrt{\left.k_{p s} e_{0}+z_{3}\right) / C}\right.\end{aligned}$

$\begin{aligned} & \frac{\partial \dot{e}_{1}}{\partial e_{4}}=\frac{-\left(1-\sqrt{k_{p 1} e_{5}+z_{1}}\right)}{I_{1}} \\ & \frac{\partial \dot{e}_{2}}{}=\sqrt{k_{p_{2}} e_{3}+z_{1}} / L_{2}\end{aligned}$

 0 $k_{n}$
0

| $\begin{aligned} & \partial \dot{e}_{1} \\ & \partial e_{5} \end{aligned}=0$ | $\begin{aligned} & \partial \dot{e}_{1}=\frac{\left(e_{4}+v_{c z z}\right)}{\partial z_{1}}=\frac{2 L_{1} \sqrt{k_{k_{1}} e_{\mathrm{s}}+z_{1}}}{}=\frac{1}{2} \end{aligned}$ | $\begin{aligned} & \partial \dot{e}_{1} \\ & \partial z_{2} \end{aligned}=0$ |
| :---: | :---: | :---: |
| $\frac{\hat{o} \dot{e}_{2}}{}=-\frac{1-\sqrt{k_{p_{2}} e_{6}+z_{2}}}{}+\frac{k_{p_{2}}\left(e_{6}+v_{\text {cozd }}\right)}{}$ | $\underline{\hat{\partial} e_{2}}=\frac{\left(e_{1}+v_{C 2 d}\right)}{}$ | $\hat{\partial e_{2}}=\left(e_{6}+v_{\text {coid }}\right)$ |
| $\frac{\partial e_{6}}{}=-\frac{I_{2}}{}+\frac{2 L_{2} \sqrt{k_{r 2} e_{6}+z_{2}}}{}$ | $\frac{\partial z_{1}}{\partial z_{1}}=\frac{2 L_{2} \sqrt{k_{p_{2}} e_{3}+z_{1}}}{}$ | $\frac{\hat{\delta z}}{2} \frac{}{2}=\frac{L_{2} \sqrt{k_{r 2} e_{6}+z_{2}}}{}$ |
| $\dot{\partial}^{e_{5}}=0$ | $\underline{\partial \dot{e}_{3}}=r \frac{-1\left(e_{1}+i_{\text {Lld }}\right)}{}+r \frac{\left(e_{2}+i_{L 2 d}\right)}{2}+\frac{-\left(e_{4}+v_{\text {Cld }}\right)}{}+\frac{e_{3}+v_{\text {cold }}}{}$ | $\partial \dot{e}_{3}$ |
| $\partial e_{6}=0$ |  |  |
| $\frac{\partial \dot{e}_{1}}{e^{\prime}}=0$ |  | $\partial \dot{e}_{1}$ |
| $\frac{\partial e_{\text {e }}}{}=0$ | $\frac{\hat{c}_{1}}{}=r_{c} \frac{}{2 C_{2} \sqrt{k_{k_{m}} e_{s}+z_{1}}}+r_{c} \frac{}{2 C_{1} \sqrt{k_{r 1} e_{s}+z_{1}}}+\frac{C_{2} \sqrt{k_{m} e_{s}+z_{1}}}{+}+\frac{2 C_{2} \sqrt{k_{m 1} e_{s}+z_{1}}}{}$ |  |
|  | $\partial \dot{e}_{5}=\frac{-\left(e_{5}+v_{\text {C01d }}\right)}{}+\frac{\left(e_{4}+v_{C 2 d}\right)}{4 e^{*}}+\frac{\left(e_{3}+v_{C 14}\right)}{\left(e_{2}+i_{L 2 d}\right)}$ |  |
| 0 |  |  |
| $k_{p 2}\left(e_{2}+i_{L 2 d}\right)$ | 0 | $-\left(e_{2}+i_{2 z d}\right)$ |
| $R_{o 2} C_{o 2}-\frac{\left.2 \sqrt{k_{P 2} e_{6}+z_{2}}\right) C_{o 2}}{}$ |  | $2 \sqrt{\left.2 \sqrt{k_{22} e_{0}+z_{2}}\right)} C_{o 2}$ |
| 0 | 0 | 0 |
| $k_{r 2}$ | 0 | 0 |

## REFERENCES

[1] Y. Chen, P. Wang, Y. Elasser and M. Chen, "Multicell Reconfigurable Multi-Input Multi-Output Energy Router Architecture," IEEE Trans. Power Electron., vol. 35, no. 12, pp. 13210-13224, Dec. 2020.
[2] A. K. Bhattacharjee, N. Kutkut and I. Batarseh, "Review of Multiport Converters for Solar and Energy Storage Integration," IEEE Trans. Power Electron., vol. 34, no. 2, pp. 1431-1445, Feb. 2019.
[3] S. Falcones, R. Ayyanar and X. Mao, "A DC-DC Multiport-Converter-Based Solid-State Transformer Integrating Distributed Generation and Storage," IEEE Trans. Power Electron., vol. 28, no. 5, pp. 2192-2203, May 2013.
[4] Z. Zhang, H. Gui, D. -J. Gu, Y. Yang and X. Ren, "A Hierarchical Active Balancing Architecture for Lithium-Ion Batteries," IEEE Trans. Power Electron., vol. 32, no. 4, pp. 2757-2768, April 2017.
[5] E. Candan, P. S. Shenoy and R. C. N. Pilawa-Podgurski, "A SeriesStacked Power Delivery Architecture with Isolated Differential Power Conversion for Data Centers," IEEE Trans. Power Electron., vol. 31, no. 5, pp. 3690-3703, May 2016.
[6] C. Gu, Z. Zheng, L. Xu, K. Wang and Y. Li, "Modeling and Control of a Multiport Power Electronic Transformer (PET) for Electric Traction Applications," IEEE Trans. Power Electron., vol. 31, no. 2, pp. 915-927, Feb. 2016.
[7] Z. Saadatizadeh, P. C. Heris, E. Babaei and M. Sabahi, "A new nonisolated single-input three-output high voltage gain converter with low voltage stresses on switches and diodes," IEEE Trans. Ind. Electron., vol. 66, no. 6, pp. 4308-4318, June 2019.
[8] R. Faraji and H. Farzanehfard, "Soft-switched nonisolated high stepup three-port DC-DC converter for hybrid energy systems," IEEE Trans. Power Electron., vol. 33, no. 12, pp. 10101-10111, Dec. 2018.
[9] Z. Saadatizadeh, E. Babaei, F. Blaabjerg and C. Cecati, "Three-port high step-up and high step-down DC-DC converter with zero input current ripple," IEEE Trans. Power Electron., vol. 36, no. 2, pp. 1804-1813, Feb. 2021.
[10] Z. Saadatizadeh, P. C. Heris, X. Liang and E. Babaei, "Expandable Non-Isolated Multi-Input Single-Output DC-DC Converter With High Voltage Gain and Zero-Ripple Input Currents," IEEE Access, vol. 9, pp. 169193-169219, 2021.
[11] G. Chen, Z. Jin, Y. Deng, X. He and X. Qing, "Principle and topology synthesis of integrated single-input dual-output and dual-input single-output DC-DC converters," IEEE Trans. Ind. Electron., vol. 65, no. 5, pp. 3815-3825, May 2018.
[12] S. S. Dobakhshari, S. H. Fathi and J. Milimonfared, "A new softswitched three-port dc/dc converter with high voltage gain and reduced number of semiconductors for hybrid energy applications," IEEE Trans. Power Electron., vol. 35, no. 4, pp. 3590-3600, April 2020.
[13] Y. Wu and I. Chen, "Novel integrated three-port bidirectional dc/dc converter for energy storage system," IEEE Access, vol. 7, pp. 104601-104612, July 2019.
[14] G. Chen, Y. Liu, X. Qing and F. Wang, "Synthesis of integrated multiport DC-DC converters with reduced switches," IEEE Trans. Ind. Electron., vol. 67, no. 6, pp. 4536-4546, June 2020.
[15] E. Babaei, Z. Saadatizadeh and P. Chavoshipour Heris, "A new topology for nonisolated multiport zero voltage switching dc-dc converter," Int. J. Circ. Theor. \& App., vol. 46, no. 6, pp. 1204-1227, June 2018.
[16] N. Nupur and S. Nath, "Minimizing ripples of inductor currents in coupled SIDO boost converter by shift of gate pulses," IEEE Trans. Power Electron., vol. 35, no. 2, pp. 1217-1226, Feb. 2020.
[17] Y. Hu, W. Xiao, W. Cao, B. Ji, D. J. Morrow, "Three-port DC-DC converter for stand-alone photovoltaic systems," IEEE Trans. Power Electron., vol. 30, no. 6, pp. 3068-3076, June 2015.
[18] P. C. Heris, Z. Saadatizadeh, E. Babaei and M. Sabahi, "New high step-up two-input-single-output converter with low-voltage stresses on switches and zero input currents ripple," IET Power Electron., vol. 11, no. 14, pp. 2241-2252, Nov. 2018.
[19] H. Wu, K. Sun, Sh. Ding, and Yan Xing, "Topology derivation of nonisolated three-port DC-DC converters from DIC and DOC," IEEE Trans. Power Electron., vol. 28, no. 7, pp. 3297-3307, July 2013.
[20] A. Ganjavi, H. Ghoreishy, and A. Ale Ahmad, "A novel single-input dual-output three-level dc-dc converter," IEEE Trans. Ind. Electron., vol. 65, no. 10, pp. 8101-8111, Oct. 2018.
[21] Q. Tian, G. Zhou, M. Leng, G. Xu and X. Fan, "A nonisolated symmetric bipolar output four-port converter interfacing pv-battery system," IEEE Trans. Power Electron., vol. 35, no. 11, pp. 1173111744, Nov. 2020.
[22] T. Jalilzadeh, N. Rostami, E. Babaei and S. H. Hosseini, "Bidirectional multi-port dc-dc converter with low voltage stress on switches and diodes," IET Power Electron., vol. 13, no. 8, pp. 15931604, 1762020.
[23] P. Mohseni, S. H. Hosseini, M. Sabahi, T. Jalilzadeh and M. Maalandish, "A new high step-up multi-input multi-output DC-DC converter," IEEE Trans. Ind. Electron., vol. 66, no. 7, pp. 5197-5208, July 2019.
[24] P. C. Heris, Z. Saadatizadeh and E. Babaei, "A new two input-single output high voltage gain converter with ripple-free input currents and reduced voltage on semiconductors," IEEE Trans. Power Electron., vol. 34, no. 8, pp. 7693-7702, Aug. 2019.
[25] Y. Ye and K. W. Eric Cheng, "Single-switch single-inductor multioutput pulse width modulation converters based on optimised switched-capacitor," IET Power Electron., vol. 8, no. 11, pp. 21682175, Nov. 2015.
[26] A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "Multi-output DCDC converters based on diode-clamped converters configuration: topology and control strategy," IET Power Electron., 2010, vol. 3, no. 2, pp. 197-208, March 2008.
[27] X. L. Li, Z. Dong, C. K. Tse and D. D. -C. Lu, "Single-inductor multi-input multi-output DC-DC converter with high flexibility and simple control," IEEE Trans. Power Electron., vol. 35, no. 12, pp. 13104-13114, Dec. 2020.
[28] A. Babazadeh and D. Maksimovic, "Hybrid Digital Adaptive Control for Fast Transient Response in Synchronous Buck DC-DC Converters," IEEE Trans. Power Electron., vol. 24, no. 11, pp. 26252638, Nov. 2009.
[29] P. Thummala, D. Maksimovic, Z. Zhang and M. A. E. Andersen, "Digital Control of a High-Voltage ( 2.5 kV ) Bidirectional DC--DC Flyback Converter for Driving a Capacitive Incremental Actuator," IEEE Trans. Power Electron., vol. 31, no. 12, pp. 8500-8516, Dec. 2016.
[30] S. A. Gorji, H. G. Sahebi, M. Ektesabi and A. B. Rad, "Topologies and Control Schemes of Bidirectional DC-DC Power Converters: An Overview," IEEE Access, vol. 7, pp. 117997-118019, 2019.
[31] M. Rodriguez, G. Stahl, L. Corradini and D. Maksimovic, "Smart DC Power Management System Based on Software-Configurable Power Modules," IEEE Trans. Power Electron., vol. 28, no. 4, pp. 1571-1586, April 2013.


Zahra Saadatizadeh has received her M.S. and Ph.D. degrees with highest rankings in 2015 and 2020, respectively from the Faculty of Electrical and Computer Engineering of University of Tabriz, Tabriz, Iran. She was visiting scholar at Aalborg University from 2019 until 2020. She is currently postdoctoral fellow at in the Department of Electrical Engineering, the University of Arkansas, Fayetteville, AR, USA. She has been selected and awarded by the Iran's National Elite Foundation (INEF) from 2018 until 2021 and she is the winner of the Grand Student Scientific Award (Ali Poolad Award) in December 2019. Her major fields of interest include the analysis, modeling, design, control and implementation of power electronic converters; coupled-inductor/switched-capacitor-based converters, bidirectional converters, high step-up/high step-down converters, multiport converters and photovoltaic systems for different applications.


Pedram Chavoshipour Heris was born in Tabriz, Iran, in 1988. He received the B.S. degree in power electronic engineering from Azad University of Tabriz, Tabriz, Iran, in 2011, and the M.S. degree from Science and Research Branch, University of Tehran, Tehran, Iran, in 2016. He is currently a Research Assistant in the Department of Electrical Engineering, the University of Arkansas, Fayetteville, AR, USA. His research interests in general include the analysis, modeling, design, control and implementation of power electronic converters and their applications, coupled-inductor-based converters, photovoltaic systems, multiport converters and modular converters.

H. Alan Mantooth (Fellow, IEEE) received the B.S.E.E. and M.S.E.E. degrees from the University of Arkansas, Fayetteville, AR, USA, in 1985 and 1986, respectively, and the Ph.D. degree from Georgia Tech, Atlanta, GA USA, in 1990. He then joined Analogy, a startup company in Oregon, where he focused on semiconductor device modeling and the research and development of modeling tools and techniques. In 1998, he was the Faculty of the Department of Electrical Engineering, the University of Arkansas, Fayetteville, AR, USA, where he is currently a Distinguished Professor. His research interests now include analog and mixed-signal IC design and CAD, semiconductor device modeling, power electronics, power electronics packaging, and cybersecurity. Dr. Mantooth helped establish the National Center for Reliable Electric Power Transmission (NCREPT) at the UA in 2005. He is currently the Executive Director for NCREPT as well as two of its centers of excellence: the NSF Industry/University Cooperative Research Center on GRid-connected Advanced Power Electronic Systems and the Cybersecurity Center on Secure, Evolvable Energy Delivery Systems funded by the U.S. Department of Energy. In 2015, he also helped to establish the UA's first NSF Engineering Research Center entitled Power Optimization for Electro-Thermal Systems that focuses on high power density systems for electrified transportation applications. He has cofounded three companies in design automation (Lynguent), IC design (Ozark Integrated Circuits), and cybersecurity (Bastazo) as well as advising a fourth in power electronics packaging (Arkansas Power Electronics International) to maturity and acquisition as a board member. He holds the 21st Century Research Leadership Chair in Engineering. He is currently the Senior Past-President for the IEEE Power Electronics Society and an Editor-in-Chief for the IEEE OPEN JOURNAL OF POWER ELECTRONICS. He is a member of Tau Beta Pi, Sigma Xi, and Eta Kappa Nu, and a Registered Professional Engineer in Arkansas.

