

# MOOSE: A Physically Based Compact DC Model of SOI LDMOSFETs for Analogue Circuit Simulation

Nele V. T. D'Halleweyn, James Benson, William Redman-White, *Member, IEEE*, Ketan Mistry, and Maarten Swanenberg

**Abstract**—In this paper, we present a compact model for silicon-on-insulator (SOI) laterally double diffused (LD) MOSFETs. The model is complete insofar as it uses no subcircuits, and is intended to predict device operation in all regions of bias. The device current is described by two main equations handling the MOS channel and the drift region, both of which are smooth and continuous in all operating regimes. Attention is also given to the modeling of inversion at the back oxide to ensure correct behavior is predicted for a source follower in power control applications (“high side operation”). A surface-potential-based formulation is used for the inversion/accumulation channel giving smooth transitions between different regions of operation, and care has been taken to ensure all expressions are smooth and infinitely differentiable to achieve the best possible convergence performance. Self (and coupled) heating effects exert a major influence over the behavior of power SOI devices, and these issues are incorporated in the model core in a consistent fashion. The model has been installed in a commercial SPICE-type circuit simulator and evaluated against individual devices and complete circuits fabricated in an industrial smart power SOI process. Accuracy is significantly improved with respect to the existing LDMOS models, and convergence behavior in switching and linear circuit simulations is comparable with industry standard models of this complexity.

**Index Terms**—Analogue circuits, compact models, laterally double diffused (LD) MOSFET, MOS devices, silicon-on-insulator technology, simulation.

## I. INTRODUCTION

AS THE scaling down of smart power ICs is gaining in importance, silicon-on-insulator (SOI) technology is becoming more attractive. Compared with a bulk technology, SOI offers a far better isolation scheme [1] leading to improved circuit density, and exhibits a significantly lower on-resistance for source-high conditions [2].

Manuscript received November 20, 2002; revised December 12, 2003. This paper was recommended by Associate Editor S. Saxena.

N. V. T. D'Halleweyn was with the Microelectronics Centre, Department of Electronics and Computer Science, University of Southampton SO17 1BJ, UK. She is now with Arnold en Siedsma, 2018 Antwerp, Belgium.

J. Benson was with the Microelectronics Centre, Department of Electronics and Computer Science, University of Southampton SO17 1BJ, United Kingdom. He is now with the Advanced Technology Institute, University of Surrey, Guildford GU2 7XH, UK (e-mail: j.benson@eim.surrey.ac.uk).

W. Redman-White is with the Microelectronics Centre, Department of Electronics and Computer Science, University of Southampton SO17 1BJ, UK.

K. Mistry was with the Microelectronics Centre, Department of Electronics and Computer Science, University of Southampton SO17 1BJ, UK. He is now with the Department of Electronic and Electrical Engineering, University College Dublin, Dublin, Ireland.

M. Swanenberg is with Philips Semiconductors, 6534 AE Nijmegen, The Netherlands.

Digital Object Identifier 10.1109/TCAD.2004.835125

The LDMOS transistor is one of the key devices in high voltage (HV) ICs, and a good model is indispensable in order to perform accurate circuit design. Some subcircuit models for bulk and SOI LDMOS devices are available, but, when certain specific aspects of device behavior become critical, they are not always sufficient. Moreover, they also suffer from a higher degree of complexity, compared with a compact model and, hence, an increase in computation time and a more complex parameter extraction procedure. The need for an accurate, robust compact model is therefore apparent.

In the general class of SOI LDMOS devices with a constant doping profile in the drift region, two different structures can be distinguished, each designed for a different range of drain voltages. The first type does not contain a field oxide, and the thin gate oxide extends over the drift region all the way to the drain. This device is illustrated in Fig. 1(a) and will be referred to as the low voltage (LV) SOI LDMOS. In the second type, a thicker oxide (field oxide) is grown on the drift region to bend back the equipotential lines and reduce the fringing fields at the edge of the polysilicon gate. This construction is shown in Fig. 1(b) and will be referred to as the medium voltage (MV) LDMOS. Note that the model can also be used for the offset drain structure, being the MV structure with the thickness of the field oxide being zero. HV LDMOS transistors often have a graded doping profile in the drift region to fulfill the conditions of the RESURF principle [3], [4], or use superjunction techniques [5]. At present, these HV devices are very technology dependent, and it would be difficult to develop one general model for this type of device; this task is left for a succeeding research project.

Compact models for SOI LDMOS transistors have received much attention in the literature [6]–[10]. The main difference between SOI and bulk structures is to be found in the drift region; for SOI, the lightly doped drift region rests on a thick oxide, while, in a bulk device, it sits on top of a *P*-type substrate. The modeling of the MOS channel part with the doping gradient in the inversion channel is similar for both technologies. The vertical and lateral bulk DMOS models from the University of Florida [6]–[9] take this lateral doping gradient in the channel into account, albeit only partly. In the Motorola LDMOS model [10] this gradient can be accounted for by partitioning the channel into regions of constant doping, and thus creating more internal nodes; this is accurate, but increases the computation time considerably.

Our model aims to describe in particular LV and MV SOI LDMOS transistors, which have a constant doping concentration in the drift region. Particular emphasis has been placed on




Fig. 1. Definition of the dc currents: (a) LV LDMOS and (b) MV LDMOS working under high side conditions.

the behavior and circuit-level modeling issues related to high-side drive applications, and on the self- and mutual heating. For the  $N$ -type LDMOS, high-side operation increases the on-resistance and demands specific modeling effort. To describe accurately the behavior of the MV SOI LDMOS, we use two current equations, both of which are smooth and continuous in all regions of operation. These two current expressions have been matched consistently with the help of limiting procedures and an accurate prediction of the internal node voltage. MOOSE can be made to converge more quickly than a compound subcircuit model, since the internal node voltage is set automatically to some reasonable initial estimate, calculated within the model.

Although it is not intended to be the main focus of this paper, a comparison between the two types of models was made by constructing subcircuit models and comparing their performance with the MOOSE compact model when running single device and test circuit simulations [11]. That subcircuit models are subject to a higher risk of convergence failure was indeed confirmed. Furthermore, the subcircuit models were found to be somewhat limited in the types of physical effects that could be modeled. For instance, accurate modeling of self-heating effects was not possible, unless a separate thermal node was added to

each device model. Charge modeling was also problematic. Additionally, more parameters were required, and these tended to be less physical than in a compact model, and more difficult to extract. Despite these drawbacks, the subcircuit models still managed to provide good agreement with DC measurements, and reasonable matching for transient and AC results. The issue of poor convergence speed could not however be resolved using these models; we now turn our attention to the development of our compact model.

In Section II, we develop the first current expression ( $I_{CH}$ ), which describes the LV LDMOS part, including the drift region under the thin gate oxide. The formulation for the current under the thin gate oxide is surface potential based, and models both the drift and diffusion currents in all operating regions. Care has been taken to use only continuous and infinitely differentiable expressions. Furthermore, the model ensures a smooth transition between subthreshold and strong inversion and between triode and saturation. Both the lateral doping gradient in the channel and the overlap of the thin gate oxide over the drift region are accounted for in a compact and physical manner.

In Section III, we explain the second expression ( $I_{DR}$ ), which models the drift region under the field oxide and includes high-side behavior. By using both the potential in the drift region and the surface potential at the surface of the buried oxide, we ensure a purely physical prediction of the unique high-side behavior observed in the SOI LDMOS. Fig. 1 illustrates where  $I_{CH}$  and  $I_{DR}$  are applicable in the LV and MV SOI LDMOS structures.

The MOOSE model combines an electrical model with a thermal network to model self- and coupled heating effects in a consistent manner. In Section IV, the implementation of the internal thermal netlist is discussed.

The model has been implemented in the SPICE circuit simulator and careful formulation and coding has led to a very robust SOI LDMOS model, which converges easily without the frequent need for node setting commands. The model has been thoroughly evaluated, both qualitatively, using a set of simulations based on the SEMATECH tests [12], and quantitatively, verifying single device characteristics against measurements for different geometries. Some key results are presented in Section V.

## II. CURRENT UNDER THIN-GATE OXIDE ( $I_{CH}$ )

To derive  $I_{CH}$ , we define first the surface potentials with respect to the  $P$ -body (B), in all regions of operation. The different symbols used in this section are defined in Fig. 2. We consider three regimes, these being strong inversion, subthreshold, and saturation. Using a logarithmic smoothing function to join the various components, we arrive at the following expression [13]:

$$\psi_{s0} = \phi_t \ln \left( 1 + \frac{\exp\left(\frac{\psi_{si0}}{\phi_t}\right)}{1 + \exp\left(\frac{\psi_{si0} - \psi_{ss0}}{\phi_t}\right)} \right) \quad (1)$$

$$\psi_{sL} = \phi_t \ln \left( 1 + \frac{\exp\left(\frac{\psi_{siL}}{\phi_t}\right)}{1 + \exp\left(\frac{\psi_{siL} - \psi_{sLsatf}}{\phi_t}\right)} \right) \quad (2)$$

$$\psi_{sdi} = V_{DiB} + \phi_{bid} \quad (3)$$




Fig. 2. Symbols used for the calculation of  $I_{CH}$ .

where  $\phi_t$  is a smoothing parameter equal to the thermal voltage,  $\phi_t = (kT/q)$ . The expression for  $\psi_{sLsatf}$  is developed in Section II-D. It is shown that  $\psi_{sLsatf} = \psi_{ss0}$  in the subthreshold region and  $\psi_{sLsatf} = \psi_{sLsat}$  in the saturation regime. For more details about the physical background, refer to [14].

### A. Inversion-Channel Current

Using standard assumptions for MOSFETs [14], the inversion-channel current can be expressed using the classic charge-sheet model [15]. Using the electron continuity equation [16] and neglecting recombination and generation currents yields

$$I_{chi} = \frac{W}{L_{eff}} \left( - \int_{\psi_{s0}}^{\psi_{sL}} \mu_s(y) q_{cinv}(y) \cdot d\psi_s + \phi_t \int_{q_0}^{q_L} \mu_s(y) \cdot dq_{cinv} \right) \quad (4)$$

where  $q_{cinv}(y)$  is the channel charge density,  $\psi_s$  the surface potential at position  $y$ ,  $\mu_s(y)$  the surface mobility, and  $L_{eff}$  the effective length of the channel, defined by the length of the underdiffusion of the  $P$ -well minus the underdiffusion of the  $N^+$  source well ( $L_{eff} = L - L_D$ ).  $q_{cinv}$  is denoted by  $q_0$  at  $y = 0$  and by  $q_L$  at  $y = L_{eff}$ .

The mobility is initially assumed to be constant along the channel. Using the depletion approximation, which assumes that the depletion region under the gate is free of mobile carriers [17], the inversion channel charge can be obtained as

$$q_{cinv}(\psi_s, y) = -C_{of} \cdot (V_g - \psi_s - \gamma(y) \sqrt{\psi_s}) \quad (5)$$

with  $V_g = V_{GfB} - V_{FB}^f$ ,  $C_{of}$  of the thin-gate oxide capacitance per unit area, and the body factor  $\gamma(y)$  is given by  $(\sqrt{2q \epsilon_{si} N_A(y)}) / (C_{of})$ .

In order to get an analytic closed-form expression for the saturation voltage when including high field effects (see Section II-D), the body charge is linearized using a Taylor expansion for the square root term [18]

$$q_b = C_{of} \gamma \sqrt{\psi_s} \quad (6)$$

$$\cong C_{of} \gamma \cdot (\sqrt{\psi_{s0}} + \delta \cdot (\psi_s - \psi_{s0})) \quad (7)$$

with  $\delta = (1)/(2\sqrt{1 + \psi_{s0}})$ .

The LDMOS has a nonuniformly doped channel region, starting at the end of the  $N^+$  source diffusion and ending where

the  $P$ -implant equals the  $N$ -type background doping. Thus, the doping concentration along the channel has a maximum near the source ( $N_A(0) = N_{As}$ ) and decreases sharply toward the drain ( $N_A(L_{eff}) = N_{Ad}$ ). The lateral doping gradient in the channel ( $k_{NA}$ ) is brought in by means of  $\gamma(y)$ , which is a function of  $N_A(y)$  and thus of the position  $y$  along the channel. In order to perform the integration of (4),  $q_{cinv}$  is needed in terms of  $\psi_s$  only, or in other words, we have to transform  $\gamma(y)$  to  $\gamma(\psi_s)$ . This can only be done under certain assumptions, which are set out below.

The doping profile is assumed to be exponential ( $N_A = N_{As} \exp(-k_{NA}(y)/(L_{eff}))$ ) [9], [8] and hence

$$\gamma(y) = \gamma_0 \exp\left(-\frac{k_{NA}y}{2L_{eff}}\right) \cong \gamma_0 \cdot \left(1 - \frac{k_{NA}y}{2L_{eff}}\right) \quad (8)$$

with  $\gamma_0 = (\sqrt{2q \epsilon_{si} N_{As}}) / (C_{of})$ . To transform  $\gamma(y)$  into  $\gamma(\psi_s)$ ,  $\psi_s$  is assumed to be a linear function of  $y$ , i.e.,

$$\psi_s = \psi_{s0} + \frac{y}{L_{eff}} (\psi_{sL} - \psi_{s0}). \quad (9)$$

This yields

$$\gamma(\psi_s) = \gamma_0 \cdot \left(1 - \frac{k_{NA}}{2(\psi_{sL} - \psi_{s0})} (\psi_s - \psi_{s0})\right). \quad (10)$$

In a standard MOSFET with a constant doping in the channel, the linearity of  $\psi_s$  with  $y$  is accurate for low drain biases, but deteriorates toward higher drain biases. However, a decreasing doping concentration in the channel causes a *reduced field effect*, giving a reasonable linearity for higher drain biases. This has been confirmed using ATLAS simulations [11]. Furthermore, the MOS part of the LDMOS never reaches very deep saturation because the main part of the applied voltage drops over the drift region.

Using (10) and (7), the inversion channel density can be expressed as a function of  $\psi_s$  only. Substituting this expression into (4) results in a closed-form continuous equation, which can be used for the inversion-channel current in all regions of operation

$$I_{chi} = \beta \cdot (g \cdot (\psi_{sL}^2 - \psi_{s0}^2) + f \cdot (\psi_{sL} - \psi_{s0})) \quad (11)$$

with

$$\beta = \frac{W}{L_{eff}} \mu_s C_{of} \quad (12)$$

$$g = -\frac{1}{2} \eta_s + \gamma_0 \delta \cdot \left(\frac{1}{6} k_{NA} - \frac{1}{2}\right) \quad (13)$$

$$f = f_1 + f_2 \quad (14)$$

$$f_1 = V_g - \gamma_0 \sqrt{\psi_{s0}} \left(1 - \frac{k_{NA}}{4}\right) + \left(1 - \frac{k_{NA}}{3}\right) \gamma_0 \delta \psi_{s0} \quad (15)$$

$$f_2 = \phi_t \cdot \left(\eta_s + \gamma_0 \delta - \frac{1}{2} \gamma_0 k_{NA} \delta\right) \quad (16)$$

where  $\eta_s$  accounts for the influence of the fast surface states at the silicon-oxide interface [16]. Note that  $\beta$  can be recognized as the inversion layer gain factor.




Fig. 3. ATLAS simulation of the depletion layers and the surface potential under the front gate ( $V_{GfB} = 4$  V).

### B. Accumulation/Drift Current Under Thin Gate Oxide

In linear region operation, an accumulation layer exists in the drift region under the thin oxide, and this has a significant impact on device behavior. In bulk and SOI compact models published so far [7], [9], [19] this effect is neglected, or else an additional current source is added [10], slowing down convergence. In this work, we handle the issue analytically without introducing an extra node.

Since the length of this part of the drift region ( $L_{drov}$ ) is typically comparable with the channel length, we assume that the channel current saturates before the accumulation layer starts to disappear at the drain, and ATLAS [20] simulations confirm the validity of this approach (Fig. 3). Further, when looking at the measured output characteristics of an LV LDMOS (see Fig. 8), it can be observed that the current saturates before  $V_{DiS}$  reaches  $V_{GfS} - V_{FB}^{fdr}$ .

Neglecting the diffusion current and assuming that the surface is completely accumulated, the current in the drift region under the front gate can be expressed by [21]

$$I_{drg} = -\frac{W}{L_{drov}} \int_{\psi_{sL}}^{\psi_{sdi}} (\mu_{dr} q_b^{dr} + \mu_{acc} q_{cacc}) \cdot d\psi_s \quad (17)$$

where  $\mu_{dr}$  is the low field mobility in the drift region,  $\mu_{acc}$  is the surface mobility in the accumulation region, and  $q_b^{dr}$  is the free bulk charge density in the  $N^-$  region, and  $q_{cacc}$  the surface accumulation charge density:

$$q_b^{dr} = q N_D t_b f_v, \quad (18)$$

$$q_{cacc} = C_{of} \cdot ((V_{GfB} - V_{FB}^f) - \psi_s) \quad (19)$$

where  $N_D$  is the doping concentration in the drift region and  $f_v$  is a fitting parameter taking into account the fact that the current flow is partially vertical. This is due to the current flow lines being longer than  $L_{drov}$ , especially when  $L_{drov}$  is of the same order as the silicon film thickness  $t_b$ . When  $L_{drov}$  is considerably larger than  $t_b$  this factor should approach one.

To ensure zero model current when  $V_{DiS} = 0$ , we use  $\psi_{sdi} = V_{DiS} + \psi_{si0}$  instead of  $V_{DiB} + \phi_{bid}$ . The difference between

$\phi_{bid} = \phi_F + \phi_{Fdr}$  and  $2\phi_F$  is usually negligible ( $< 0.1$  V), because, considered on a logarithmic scale, the doping concentrations of the  $P$ -body and the  $N^-$  drift region are comparable.

After integration of (17) we obtain

$$I_{drg} = h_1 \cdot (V_{DiS} + \psi_{si0} - \psi_{sL}) + h_2 \cdot ((V_{DiS} + \psi_{si0})^2 - \psi_{sL}^2) \quad (20)$$

with

$$h_1 = \frac{f_v}{R_{ON}} + \beta_{acc} \cdot (V_{GfB} - V_{FB}^f + (\psi_{si0} - V_{SB})) \quad (21)$$

$$h_2 = -\frac{1}{2} \beta_{acc} \quad (22)$$

$$\beta_{acc} = \frac{W}{L_{drov}} \mu_{acc} C_{of} \quad (23)$$

$$R_{ON} = \left( \frac{W}{L_{drov}} \mu_{dr} q N_D t_b \right)^{-1}. \quad (24)$$

This expression completely describes the drift current under the thin gate oxide with a second order equation in the surface potentials  $\psi_{sL}$  and  $\psi_{sdi}$ . Note that  $R_{ON}$  can be recognized as the ON-resistance of the drift region under the thin gate oxide under zero bias conditions, and  $\beta_{acc}$  is the accumulation layer gain factor.

### C. Solving for Surface Potential at the End of the Inversion Channel

Having obtained expression for the inversion-layer channel current ( $I_{chi}$ ) and the drift current under the thin-gate oxide ( $I_{drg}$ ), an analytical expression for the surface potential at the  $P$ - $N$  junction ( $\psi_{sL}$ ) can be derived. To find  $\psi_{sL}$  when the channel is in strong inversion ( $\psi_{s0} = \psi_{si0}$ ,  $\psi_{sL} = \psi_{siL}^*$ ), (11) is equated to (20),  $I_{drg} = I_{chi}$  and yields  $\psi_{siL}^*$  as a function of the known surface potentials  $\psi_{si0}$  and  $\psi_{sdi}$

$$\psi_{siL}^* = \frac{-\frac{B}{2} + \sqrt{\frac{B^2}{4} - AC^*}}{A} \quad (25)$$

with

$$A = g + G \quad (26)$$

$$B = f + F \quad (27)$$

$$C^* = -(g\psi_{si0}^2 + f\psi_{si0}) - F \cdot (V_{DiS} + \psi_{si0}) - G \cdot (V_{DiS} + \psi_{si0})^2 \quad (28)$$

$$G = -\frac{\beta_{acc}}{2\beta} \quad (29)$$

$$F = \frac{f_v}{\beta R_{ON}} + \frac{\beta_{acc}}{\beta} (V_{GfB} - V_{FB}^f + (\psi_{si0} - V_{SB})). \quad (30)$$

### D. Inclusion of High Field Effects

1) *Vertical Field Mobility Reduction:* Using the linearized expression for the body and the channel charge densities [(7) and (5)], the transverse electric field becomes [22]

$$\xi_x = -\frac{\zeta C_{of}}{\epsilon_{si}} \left\{ V_g - \psi_s - \gamma_m \cdot \left( 1 - \frac{1}{\zeta} \right) \left( \sqrt{\psi_{s0}} + \delta \cdot (\psi_s - \psi_{s0}) \right) \right\} \quad (31)$$

where  $\zeta$  is an empirical parameter, taking on the value (1/2) for electrons and (1/3) for holes, and a mean value for the body factor has been defined as  $\gamma_m = (\gamma_0 + \gamma_L)/(2)$ .

Averaging  $\xi_x$  over the length of the device and using this average in the expression for the effective mobility for an  $N$ -type device (assuming classical diffuse scattering at the Si-SiO<sub>2</sub> surface) yields

$$\mu_{\text{xeff}} = \frac{\mu_s}{1 + \theta \cdot \left( V_g + \gamma_m \cdot (\sqrt{\psi_{s0}} - \delta\psi_{s0}) - (1 - \gamma_m\delta) \frac{\psi_{s0} + \psi_{sL}}{2} \right)} \quad (32)$$

with  $\theta$  the vertical field mobility coefficient. Note that it is important to include the linearized root terms in HV devices because the doping concentration of the  $P$ -body is often higher than for standard CMOS, leading to a higher body factor and hence an increased importance of these terms.

2) *Carrier-Velocity Saturation*: When the longitudinal field  $\xi_y$  increases, the carrier velocity increases proportionally to the field strength, until eventually reaching the saturation velocity  $v_{\text{sat}}$ . The critical field for which this happens is given by  $\xi_c \cong (v_{\text{sat}})/(\mu_s)$ . This effect is modeled as [14]

$$\mu_{\text{yeff}} = \frac{\mu_s}{1 + \frac{\mu_s}{v_{\text{sat}}} \frac{\psi_{sL} - \psi_{s0}}{L_{\text{eff}}}} \quad (33)$$

3) *Combined Mobility Model*: The two high-field effects give rise to (34), which is shown at the bottom of the page for the high-field effective mobility.

In [6], it is claimed that velocity saturation in LDMOS transistors occurs at the source side because the doping concentration is highest there, but this is not proven. The position of the lateral field maximum also depends on the applied biases and, on whether velocity saturation occurs before channel pinch-off, i.e., for very short channel length devices, the onset position will probably move along the channel. For long channel devices, pinch-off generally happens before velocity saturation, and velocity saturation takes place at the internal drain junction, where the lateral field is highest. Considering the above arguments, characterizing saturation by electron velocity saturation at a fixed position [6] is questionable. To find the saturation-surface potential at  $y = L_{\text{eff}}$ , we search for the value of  $\psi_{sL}$  for which the channel current reaches a maximum and avoid the problem of the peak position of the lateral field

$$\left. \frac{\partial I_{\text{chi}}}{\partial \psi_{sL}} \right|_{\psi_{sL} = \psi_{s\text{Lsat}}} = 0. \quad (35)$$

If we consider only the drift part of the channel current, which means neglecting  $f_2$  in (14), we find

$$\psi_{s\text{Lsat}} = \psi_{s0} + \frac{\psi}{S} \quad (36)$$

with

$$S = \frac{1}{2} + \frac{1}{2} \sqrt{1 + \frac{2\psi M_{\text{mob}}}{1 + \theta \cdot (V_g - \psi_{s0}) + \theta\gamma_m\sqrt{\psi_{s0}}}} \quad (37)$$

$$M_{\text{mob}} = -\frac{\theta}{2} + \frac{1}{L_{\text{eff}}\xi_c} + \theta\gamma_m\frac{\delta}{2} \quad (38)$$

$$\psi = -\psi_{s0} - \frac{f_1}{2g}. \quad (39)$$

Let us now have a closer look at the expression for  $\psi$

$$\psi = -\psi_{s0} - \frac{f_1}{2g} \quad (40)$$

$$= \frac{V_g - \eta_s\psi_{s0} - \gamma_0\sqrt{\psi_{s0}} \left(1 - \frac{k_{NA}}{4}\right)}{2g} \quad (41)$$

$$= \frac{\frac{q_0}{C_{\text{of}}} + \gamma_0\sqrt{\psi_{s0}} \frac{k_{NA}}{4}}{2g}. \quad (42)$$

In the strong inversion case, the term  $\gamma_0\sqrt{\psi_{s0}}(k_{NA})/(4)$  can be neglected, compared with  $(q_0)/(C_{\text{of}})$ . On the other hand, in the subthreshold case,  $q_0$  is zero, and neglecting the abovementioned term means  $\psi = 0$ . So, under subthreshold conditions, we find  $\psi_{s\text{Lsat}} = \psi_{s0} = \psi_{s0}$ , which is what we want. Rewriting (36) without that term gives the final expression for the saturation surface potential at  $y = L_{\text{eff}}$

$$\psi_{s\text{Lsatf}} = \psi_{s0} + \frac{V_g - \eta_s\psi_{s0} - \gamma_0\sqrt{\psi_{s0}}}{2gS}. \quad (43)$$

### E. Calculation of the Saturation Voltage

In the previous section, the saturation surface potential at  $y = L_{\text{eff}}(\psi_{s\text{Lsatf}})$  was calculated. To calculate the drain saturation voltage,  $V_{\text{dsat}}$ , we look for  $V_{\text{DiS}} = V_{\text{dsat}}$  for which  $I_{\text{chi}}(\psi_{s\text{Lsatf}}) = I_{\text{drg}}(\psi_{s\text{Lsatf}}, V_{\text{DiS}})$ . This results in

$$V_{\text{dsat}} = \frac{1}{G} \left( -\frac{F}{2} + \sqrt{R_s} \right) - \psi_{s0} \quad (44)$$

with

$$R_s = \frac{F^2}{4} + G \cdot \left( g \cdot (\psi_{s\text{Lsatf}}^2 - \psi_{s0}^2) + f \cdot (\psi_{s\text{Lsatf}} - \psi_{s0}) + \psi_{s\text{Lsatf}} \cdot (G\psi_{s\text{Lsatf}} + F) \right) \quad (45)$$

and  $F$  and  $G$  as defined by (30) and (29).

To attain a smooth transition from triode into saturation region a smoothing function is invoked to limit  $V_{\text{DiS}}$  to  $V_{\text{dsat}}$  [23]:

$$V_{\text{DiSn}} = \frac{V_{\text{DiS}}V_{\text{dsat}}}{((V_{\text{DiS}})^{2m} + (V_{\text{dsat}})^{2m})^{1/2m}} \quad (46)$$

with  $m$  an empirical parameter, which can take integer values only. For a short channel MOSFET,  $m = 2$  gives a good fit. For longer channel lengths, larger values of  $m$  must be used.

$$\mu_{\text{eff}} = \frac{\mu_s}{1 + \theta \cdot \left\{ V_g - \frac{\psi_{sL} + \psi_{s0}}{2} + \gamma_m \left( \sqrt{\psi_{s0}} + \frac{\delta}{2} (\psi_{sL} - \psi_{s0}) \right) \right\} + \frac{\mu_s}{v_{\text{sat}}} \frac{\psi_{sL} - \psi_{s0}}{L_{\text{eff}}}} \quad (34)$$

### F. Total Current Expression

All the different aspects of the current under the thin-gate oxide studied in the previous sections can now be joined to give the final formulation as seen in (47), located at the bottom of the page with  $\psi_{s0}$  and  $\psi_{sL}$  given by (1) and (2). The expression for  $\psi_{siL}$  is identical to  $\psi_{siL}^*$  (25), with the difference that  $V_{DiS}$  is replaced by  $V_{DiSn}$  to include the saturation effects.

### G. Auxiliary Model

The model also includes short and narrow channel effects, the channel-length modulation (CLM) effect, the DIBL effect, the parasitic bipolar effect, and impact ionization; these are all implemented in the same way as for standard SOI MOSFETs [14]. A couple of points need to be made however.

First, the CLM and DIBL effects in LDMOS transistors are much smaller than in a standard MOSFET because a large part of the drain voltage drops over the drift region. However, for low gate biases, it is important to take the CLM into account because it determines the value of the output conductance in the saturation regime.

Second, in LDMOS technology, it is common to place the body contact parallel with the source contact. This can lead to a relatively high body resistance, which is formed by the pinched region underneath the source junction. This body resistance, together with the impact ionization back gate current, can switch on the lateral parasitic bipolar transistor (BJT), and this can determine the safe operating area of the LV and MV LDMOS [24]. The safe-operating area is reduced further by self-heating; when the device heats up, the effective body source voltage necessary to trigger the parasitic BJT becomes smaller. Furthermore, because the BJT has a positive temperature dependent factor in the expression for the collector current, this effect can lead to early failure of the device.

## III. DRIFT CURRENT UNDER THE FIELD OXIDE

The current flow in the drift region is illustrated in Fig. 4. When the back gate voltage is negative, the surface at the buried oxide can be partially (as illustrated in Fig. 4) or fully inverted, depending on the channel potential  $\psi$ .

### A. Intrinsic Drift Current

Neglecting the diffusion contribution, the current can be written as in a depletion-type MOSFET with the back gate acting as the gate terminal [21]

$$I_{DR0} = \frac{W}{L_{dr}} \mu_{dr} q N_D \int_{\psi_{Di}}^{\psi_D} (t_{bdr} - d(\psi)) \cdot d\psi \quad (48)$$

where  $d(\psi)$  is the depletion layer thickness extending from the buried oxide into the silicon, and  $t_{bdr}$  the silicon thickness under the field oxide. Refer to Fig. 4 for the channel potentials  $\psi_{Di}$  and




Fig. 4. Current flow in the drift region under high side conditions.

$\psi_D$ . In this section, all potentials are defined with respect to the neutral bulk potential minus  $\phi_{bid}$ .

We consider two definitions for the depletion-layer thickness, before and after inversion. Before inversion this is given by [21]

$$d_{dep} \cong \frac{C_{ob}}{qN_D} (-V_{gb} + \psi) \quad (49)$$

with  $V_{gb} = V_{Gbb} - V_{FB}^{bdr}$ , and  $C_{ob}$  the buried oxide capacitance per unit area. In standard depletion-type MOSFET devices, the possibility of surface inversion is usually excluded for practical devices. However, when an LDMOS is working under high side conditions, the formation of an inversion layer is crucial to limit the further increase in ON-resistance. If the surface at the buried oxide is inverted, the depletion layer thickness  $d_{inv}$  can be expressed as

$$d_{inv} = \sqrt{\frac{2\epsilon_{si}(2\phi_{Fdr} + \psi)}{qN_D}} \quad (50)$$

using the depletion-layer approximation from [17], and where the inversion surface potential is approximated as  $2\phi_{Fdr} + \psi$ . To obtain closed-form analytical expressions for the saturation potentials in the next section, the square root of the surface potential is linearly approximated with a Taylor approximation around  $2\phi_{Fdr}$

$$d_{inv} \cong \sqrt{\frac{2\epsilon_{si}}{qN_D}} (\sqrt{2\phi_{Fdr}} + \delta_{dr}\psi) \quad (51)$$

with  $\delta_{dr} = (1)/(2\sqrt{1 + 2\phi_{Fdr}})$ . In Fig. 5, the linearized and ideal depletion layer thicknesses  $d_{dep}$  and  $d_{inv}$  are compared for typical parameters. Very good agreement is obtained for low values of  $\psi$  and  $V_{Gbb}$ . For higher values, the deviation increases, but remains below 5%.

Using the linearized formulations for  $d(\psi)$  the integral in (48) can be rewritten as

$$\int_{\psi_{Di}}^{\psi_D} (t_{bdr} - d(\psi)) \cdot d\psi = t_{bdr} \cdot (\psi_D - \psi_{Di}) - \int_{\psi_{Di}}^{\psi_i} d_{inv}(\psi) \cdot d\psi - \int_{\psi_i}^{\psi_D} d_{dep}(\psi) \cdot d\psi \quad (52)$$

$$I_{CH0} = \frac{\beta}{1 + \theta \cdot \left\{ V_g - \frac{\psi_{sL} + \psi_{s0}}{2} + \gamma_m \cdot (\sqrt{\psi_{s0}} + \frac{\delta}{2}(\psi_{sL} - \psi_{s0})) \right\} + \frac{\mu_s}{v_{sat}} \frac{\psi_{sL} - \psi_{s0}}{L_{eff}}} \cdot (g \cdot (\psi_{sL}^2 - \psi_{s0}^2) + f \cdot (\psi_{sL} - \psi_{s0})) \quad (47)$$




Fig. 5. Comparison of the linearized (dotted line) and ideal (full line) formulation of the depletion layer thickness:  $d(\psi)$  versus  $\psi$  for  $V_{GbB} = -50$  V and  $-100$  V.

where  $\psi_i$  is the potential at the end of the inversion layer as denoted in Fig. 4. This potential can be calculated from  $d_{inv}(\psi_i) = d_{dep}(\psi_i)$

$$\psi_i = \frac{\gamma^{bdr} \sqrt{2\phi_{Fdr}} + V_{gb}}{1 - \gamma^{bdr} \delta_{dr}} \quad (53)$$

with  $\gamma^{bdr} = (\sqrt{2\epsilon_{si}qN_D}) / (C_{ob})$  being the back gate-body factor in the drift region. The potentials at the internal drain node and at the drain can be expressed in terms of the nodal voltages using  $\psi_{Di} = V_{DiB}$  and  $\psi_D = V_{DB}$ . Substituting (49), (51), and (53) into (52) results in

$$I_{DR0} = \frac{1}{R_{ON}^{dr}} \left\{ V_{DB} - V_{DiB} - \frac{1}{V_{Pdep}} (\gamma^{bdr} H_{1t} + H_{2t}) \right\} \quad (54)$$

with

$$R_{ON}^{dr} = \frac{L_{dr}}{W \mu_{dr} q N_D t_{bdr}} \quad (55)$$

$$V_{Pdep} = \frac{q N_D t_{bdr}}{C_{ob}} \quad (56)$$

$$H_{1t} = \left( (V_{DBf0} - V_{DiB}) \sqrt{2\phi_{Fdr}} + \frac{\delta_{dr}}{2} (V_{DBf0}^2 - V_{DiB}^2) \right) \quad (57)$$

$$H_{2t} = \frac{1}{2} ((-V_{gb} + V_{DB})^2 - (-V_{gb} + V_{DBf0})^2) \quad (58)$$

and  $V_{DBf0} = \min(V_{DB}, \max(V_{DiB}, \psi_i))$ . The “min” and “max” functions describe a smooth and continuous minimum and maximum respectively. Note that  $R_{ON}^{dr}$  can be recognized as the ON-resistance of the drift region under zero bias conditions.  $V_{Pdep}$  is the pinch-off voltage when the back surface is not inverted and  $V_{gb} = 0$ .

## B. Saturation by Pinch-Off

The maximum value for the depletion layer thickness is  $t_{bdr}$ . Assume here that  $V_{DB} > V_{DiB}$ ; otherwise  $V_{DB}$  and  $V_{DiB}$  need only be swapped in the current equation. The pinch-off voltage  $V_{Psat}$  can be found by equating  $d_{dep}$  to  $t_{bdr}$  if  $V_{DiB} > \psi_i$  (no inversion at the buried oxide), and  $d_{inv}$  to  $t_{bdr}$  in the inverse case. It can be shown [11] that  $V_{Psat}$  is given by the maximum of

$$V_{Psatdep} = V_{gb} + V_{Pdep}, \quad (59)$$

and

$$V_{Psatinv} = \frac{V_{Pdep} - \gamma^{bdr} \sqrt{2\phi_{Fdr}}}{\delta_{dr} \gamma^{bdr}}. \quad (60)$$

To include saturation by pinch-off in the drift current expression,  $V_{DiB}$  and  $V_{DB}$  have to be limited smoothly [11] to  $V_{Psat}$ .

## C. Velocity Saturation

For high drain biases the high field velocity saturation effects must be taken into account. Therefore, the low-field mobility  $\mu_{dr}$  is replaced with [25]

$$\mu_{dreff} = \frac{\mu_{dr}}{1 + \theta_{3dr} (V_{DB} - V_{DiB})} \quad (61)$$

with  $\theta_{3dr} = (\mu_{dr}) / (v_{satdr} L_{dr})$ , where  $v_{satdr}$  is the drift saturation velocity.

To calculate the saturation potential, we solve

$$\left. \frac{\partial I_{DR0}}{\partial V_{DB}} \right|_{V_{DB}=V_{sat}} = 0. \quad (62)$$

It can be proven [11] that the solution which is valid for all bias situations is shown in (63) at the bottom of the page with

$$V_{DiB}^e = \max \left( \min(V_{DiBs}, \psi_i), \psi_i - \sqrt{\frac{2}{\theta_{3dr}^2} \text{pos}(V_{Psatinv} - \psi_i)} \right) \quad (64)$$

where

$$\max(x, y, \epsilon) = x - 0.5((x - y) - \sqrt{(x - y)^2 + 4\epsilon^2}) \quad (65)$$

$$\min(x, y, \epsilon) = x - 0.5((x - y) + \sqrt{(x - y)^2 + 4\epsilon^2}) \quad (66)$$

with  $\epsilon$  being a fitting parameter. Here,  $V_{Di}$  is limited to  $V_{sat} - V_{DiB}$ .

## IV. MODELLING HEATING EFFECTS

Self-heating effects are a well-known complicating factor for high-power dissipation levels in DMOS [26]–[28] and other HV devices [29]. In a SOI technology, the thermal resistance is much higher than in its bulk counterpart, especially for HV devices where the buried oxide layer can be reasonably thick.

$$V_{sat} = V_{DiBs} - \frac{1}{\theta_{3dr}} + \sqrt{\frac{1}{\theta_{3dr}^2} - 2 \frac{V_{DiBs}}{\theta_{3dr}} + 2 \frac{V_{Psat}}{\theta_{3dr}} + (\psi_i - V_{DiB}^e)^2 (1 - \gamma^{bdr} \delta_{dr})} \quad (63)$$

The finite thermal capacitance prevents the device temperature from following the device power instantaneously, and so it is important to consider self-heating as a dynamic effect both in large and small signal terms [30]–[32]. The increase of the output conductance with frequency due to the thermal time constant (typically in the range of 100 kHz–1 MHz) is of extreme importance for analogue designers, since the output conductance determines the gain of any amplifier.

In ultrathin RESURF SOI LDMOS structures, the distribution of the heat generation in the drift region will be highly nonuniform, but will be reasonably constant in thicker SOI LDMOS devices [33], [34]. In compact models two-dimensional (2-D) heat-flow analysis [35] is too complicated, and it is usually preferred [14], [36] to assume thermal equilibrium and use an average temperature rise  $\Delta T$ .

A separate circuit is used to model the thermal behavior of a device [37], [38], consisting of a thermal resistance ( $R_T$ ) and a thermal capacitance ( $C_T$ ). Only one time constant has been embedded in the model, but if more are needed [39], a higher order network can be added externally. The thermal node can also be connected to a thermal interconnection network for the simulation of static and dynamic thermal coupling between devices.

In the case of a first order thermal circuit, the simulated temperature rise is obtained from

$$P = \frac{\Delta T}{R_T} + C_T \frac{d(\Delta T)}{dt}. \quad (67)$$

The dissipated power in the SOI LDMOS is given by

$$P = I_{CH}V_{DiS} + I_{DR}V_{DDi} \quad (68)$$

from which the simulated temperature rise can be determined via (67). To find the small-signal equivalent, the thermal dissipation must be differentiated with respect to  $\Delta T$ ,  $V_{DiB}$ ,  $V_{GfB}$ ,  $V_{Gbb}$ ,  $V_{DB}$ , and  $V_{SB}$ , just as with all the other electrical current expressions in the compact model. The temperature rise is treated as another voltage for which SPICE has to solve, and the local device temperature rise is available to circuit designers as a terminal voltage. Thermal dependence of model parameters is also included [14].

## V. VALIDATION

Test chips were fabricated using a commercial HV SOI process containing single LV and MV LDMOS structures with different geometries. In this section, the measured data from the single devices are presented compared with MOOSE simulations. LV LDMOS devices with two different overlap lengths ( $L_{drov} = 1.2 \mu\text{m}$  and  $L_{drov} = 3.2 \mu\text{m}$ , with  $L_{dr} = 0 \mu\text{m}$ ) and MV LDMOS devices with three different drift lengths ( $L_{dr} = 3.7 \mu\text{m}$ ,  $L_{dr} = 5.7 \mu\text{m}$ , and  $L_{dr} = 7.7 \mu\text{m}$ , with  $L_{drov} = 1.7 \mu\text{m}$ ) were selected for study and represent a comprehensive range of geometries. Other relevant process details are: front gate oxide thickness  $t_{of} = 60 \text{ nm}$ , back gate oxide thickness  $t_{ob} = 3 \mu\text{m}$ , silicon film thickness  $t_b = 1.5 \mu\text{m}$ , silicon thickness under field oxide  $t_{bdr} = 1 \mu\text{m}$ , and maximum doping concentration  $N_{As} = 10^{17}/\text{cm}^3$ .




Fig. 6. Measured (markers) and simulated (full line) drain current in the linear region for different geometries and  $V_{DS} = 0.1 \text{ V}$ .




Fig. 7. Measured (markers) and simulated (full line) drain current in the linear region  $V_{BS} = 0, -1, -2 \text{ V}$ , and  $V_{DS} = 0.1 \text{ V}$ .

The parameter extraction procedure used is very similar to the one used in compound models [40], although less parameters are required, which eases the optimization procedure.

### A. Linear Characteristics

The linear characteristic for different geometries is shown in Fig. 6. As can be seen, the MOOSE model matches the measured data very well in almost all regions.

Curves 1 and 2 show the drain-current decrease with increasing  $L_{drov}$ , and curves 3–5 show the current decrease with increasing  $L_{dr}$ . The match is very good for gate voltages more than 2 V above the threshold voltage but just above the threshold, the model slightly overestimates the measured current.

Fig. 7 shows the linear characteristic for different body voltages. Similar agreement is observed. The reason for overestimation in the simulated current has its origin in the approximation for the body factor employed in (10). Just above the threshold, the body factor is not exactly a linear function of the surface potential; the lower threshold at the drain end of the channel causes the inversion at the source end to be considerably less than at the drain end, and hence the main part of the drain voltage will drop over the source end of the inversion layer, becoming almost constant toward the point where  $y = L_{eff}$ . Because of the assumption that  $\gamma$  is a linear function of  $\psi_s$ , the inversion charge in the integral of (4) will be overestimated just above the threshold for values between  $\psi_{s0}$  and  $\psi_{sL}$ , explaining the slightly overestimated current.






Fig. 8. LV LDMOS with  $L_{\text{drov}} = 3.2 \mu\text{m}$ ; measured (markers) and simulated (full line) current vs.  $V_{\text{DS}}$  for  $V_{\text{GS}} = 3.5 \text{ V}, 4.5 \text{ V}, 5 \text{ V}, 5.5 \text{ V}, 8 \text{ V}, 11 \text{ V},$  and  $14 \text{ V}$ .




Fig. 9. MV LDMOS with  $L_{\text{drov}} = 1.7 \mu\text{m}$  and  $L_{\text{dr}} = 5.8 \mu\text{m}$ ; measured (markers) and simulated (full line) current versus  $V_{\text{DS}}$  for  $V_{\text{GS}} = 3.5 \text{ V}, 4.5 \text{ V}, 5 \text{ V}, 5.5 \text{ V}, 8 \text{ V}, 11 \text{ V},$  and  $14 \text{ V}$ .




Fig. 10. LV LDMOS with  $L_{\text{drov}} = 3.2 \mu\text{m}$ ; measured (markers) and simulated (full line) current versus  $V_{\text{GS}}$  for  $V_{\text{DS}} = 7.1 \text{ V}$  and  $V_{\text{DS}} = 14.1 \text{ V}$ .

### B. Output Characteristics

Output characteristics for the LV and MV LDMOS are shown in Figs. 8 and 9, respectively. In almost all cases, the model yields a good match with the measured data. The onset of saturation is well predicted, proving that pinch-off and saturation effects in the drift region are well modeled. For the LV LDMOS, the drain-saturation current keeps increasing with the gate bias, while for the MV LDMOS the drift region limits the current much more noticeably. The model predicts well the decrease in current due to self-heating, which can lead to a negative output resistance in some bias situations.

This is also shown in Figs. 10 and 11. Self-heating is very noticeable in these curves because, above a certain gate voltage, the curves cross each other, leading to a higher current for the lower drain bias.




Fig. 11. MV LDMOS with  $L_{\text{drov}} = 1.7 \mu\text{m}$  and  $L_{\text{dr}} = 5.8 \mu\text{m}$ ; measured (markers) and simulated (full line) current versus  $V_{\text{GS}}$  for  $V_{\text{DS}} = 7.1 \text{ V}$  and  $V_{\text{DS}} = 14.1 \text{ V}$ .




Fig. 12. Measured (markers) and simulated (full line) current for  $V_{\text{GS}} = 10 \text{ V}$  and  $V_{\text{GBS}} = 0 \text{ V}, -50 \text{ V}, -100 \text{ V},$  and  $-150 \text{ V}$ .

### C. High-Side Behavior

Fig. 12 shows the device operated under high-side conditions. We observe a current decrease with increasingly negative back gate bias (i.e., substrate bias), but when inversion is established, the back gate voltage no longer influences the drain current. Good agreement is found between the simulated and measured data for curves 1–3. However, measured curve 4 has a positive slope, while the simulated curve 4 has saturated and has a negative slope; this latter effect is due to self-heating and is masked prior to current saturation. One would expect the current for measured curve 4 to also have saturated due to pinch-off of the drift region, so that the current decreases with increasing  $V_{\text{DS}}$ . In reality, 2-D effects in the drift region may change the field distribution when  $V_{\text{DS}}$  is increased, or else enhanced CLM may occur with increasing back gate bias, thus delaying saturation and keeping the slope of the curve positive.

Fig. 13 shows the influence of a negative back gate on the linear characteristic. As explained in Section V-A, the simulated current just above the threshold slightly overestimates the real current, but the decrease in current due to a negative back gate bias shows good agreement with the measurements. In Fig. 14 we have plotted the current vs. the back gate bias for a fixed front gate bias and two different drain biases. As explained in the previous paragraph, the simulated saturation current is too low for very negative back gate biases. The plot illustrates nicely the decrease in current with increasingly negative back gate bias until the drain voltage-dependent back gate threshold voltage of




Fig. 13. MV LDMOS with  $L_{drov} = 1.7 \mu\text{m}$  and  $L_{dr} = 5.8 \mu\text{m}$ ; measured (markers) and simulated (full line) current vs.  $V_{Gbs}$  for  $V_{DS} = 0.1\text{ V}$  and  $V_{Gbs} = 0\text{ V}, -50\text{ V}, -100\text{ V}$ .




Fig. 14. MV LDMOS with  $L_{drov} = 1.7 \mu\text{m}$  and  $L_{dr} = 5.8 \mu\text{m}$ ; measured (markers) and simulated (full line) current versus  $V_{Gbs}$ ;  $V_{Gfs} = 10\text{ V}$ ;  $V_{DS} = 2\text{ V}$ , and  $V_{DS} = 10\text{ V}$ .

the drift region is reached ( $V_{th}^{bdr}$ ), at which point the current stays constant.

D. Circuit Simulation Performance: Switching-Power Circuit

In this section, the influence of self-heating on some circuit blocks has been investigated and further insights about the compact model are set out. Obviously, the MOOSE model also includes a full charge description [41], but to observe space restrictions, we will concentrate on the dc aspects of the circuit.

The circuit consists of a simplified horizontal line-driver circuit for plasma displays as shown in Fig. 15. To investigate the self-heating behavior of the circuit, a load resistor was added between the output and the positive supply (see dotted lines in Fig. 15). The output voltage does not go all the way back to 0 V when Y12 is switched on, but reduces to a value determined by Y12 and the load resistor. The measured and simulated results for the MV circuit when  $R = 120 \Omega$  are shown in Fig. 16. Due to self-heating the temperature of Y12 increases with time when it is on. This reduces the current in Y12 and results in a slight rise in the output voltage. In Fig. 17, the output voltage is plotted in detail and one can clearly observe the positive slope. In the same figure, the output voltage is simulated with and without self-heating; it is clear that including self-heating correctly predicts the positive slope while the isothermal result shows a constant value for  $V_{out}$ . Fig. 18 shows the simulated temperature




Fig. 15. Circuit schematic for a switching power block.




Fig. 16. Simulated (full line) and measured (markers) output voltage of a plasma display driver switching circuit with a resistive load ( $R = 73 \Omega$ ) to the positive supply voltage (LV circuit).




Fig. 17. Detail of the measured (markers) and simulated (with (full line) and without (dotted line) self-heating) positive slope from the switching circuit in Fig. 15.

rise of Y12 during the transient simulation, and for a frequency of 150 kHz and a duty cycle of 20%, a temperature rise of 10 K is observed. Measuring the circuit at higher frequencies with a




Fig. 18. Simulated temperature rise of the output transistor Y12 in Fig. 15 when  $R = 73 \Omega$ .

higher duty cycle can lead to very high temperatures with the possibility of destroying the circuit.

## VI. CONCLUSION

In this paper, the MOOSE SOI LDMOS dc model was set out. Expressions for the current under the thin gate oxide and under the field oxide were carefully derived, keeping the model approach as physical as possible. The assumptions made were considered critically and verified where necessary.

First, an expression for the current under the thin-gate oxide was developed, describing the current in terms of the surface potentials, whilst taking into account the lateral doping gradient and the overlap of the gate over the  $N^-$  drift region. Next, an expression for the current under the field oxide was developed. The impact on the current of the thickness of the depletion layer at the buried oxide was studied rigorously, leading to a good prediction of the unique high-side behavior.

The model simulations match the measured characteristics well for a wide range of geometries, with self-heating effects being accounted for. The accuracy of the MOOSE model has been thoroughly evaluated and compared with measurements from single devices, and the usefulness in practical situations has been demonstrated by comparison with a complete circuit.

## REFERENCES

- [1] E. Arnold, "Silicon-on-insulator devices for high voltage and power IC applications," *J. Electrochem. Soc.*, vol. 141, no. 7, pp. 1983–1988, 1994.
- [2] E. Arnold and S. Merchant, "Comparison of junction-isolated and SOI high-voltage devices operating in the source-follower mode," in *Proc. IEEE Int. Symp. Power Semiconductor Devices ICs*, 1992, pp. 242–243.
- [3] S. Merchant, E. Arnold, H. Baumgart, S. Mukherjee, H. Pein, and R. Pinker, "Realization of high breakdown voltage ( $>700$  V) in thin SOI devices," in *Proc. IEEE Int. Symp. Power Semiconductor Devices ICs*, 1991, pp. 31–35.
- [4] S. Merchant, E. Arnold, H. Baumgart, R. Eglhoff, T. Levatic, S. Mukherjee, and H. Pein, "Dependence on breakdown voltage on drift length and buried oxide thickness in SOI RESURF LDMOS transistors," in *Proc. IEEE Int. Symp. Power Semiconductor Devices ICs*, 1993, pp. 124–128.
- [5] L. Lorenz, G. Deboy, A. Knapp, and M. Marz, "COOLMOST<sup>TM</sup>—A new milestone in high voltage power MOS," in *Proc. IEEE Int. Symp. Power Semiconductor Devices ICs*, 1999, pp. 3–10.
- [6] Y.-S. Kim and J. G. Fossum, "Physical DMOST modeling for high-voltage IC CAD," *IEEE Trans. Electron Devices*, vol. 37, pp. 797–803, Mar. 1990.
- [7] Y.-S. Kim, J. G. Fossum, and R. K. Williams, "New physical insight and models for high-voltage LDMOST IC CAD," *IEEE Trans. Electron Devices*, vol. 38, pp. 1641–1649, July 1991.
- [8] C.-Y. Tsai, D. E. Burk, and K. D. T. Ngo, "Physical modeling of the power VDMOST for computer-aided design of integrated circuits," *IEEE Trans. Electron Devices*, vol. 44, pp. 472–479, Mar. 1997.
- [9] Y. Chung and D. E. Burk, "A physically based DMOS transistor model implemented in SPICE for advanced power IC TCAD," in *Proc. IEEE Int. Symp. Power Semiconductor Devices ICs*, 1995, pp. 340–345.
- [10] J. Victory, C. C. McAndrew, R. Thoma, K. Joardar, M. Kniffin, S. Merchant, and D. Moncoquit, "A physically-based compact model for LDMOS transistors," in *Proc. Int. Conf. Simulation Semiconductor Process Devices*, 1998, pp. 271–274.
- [11] N. D'Halleweyn, "Modeling and characterization of silicon-on-insulator lateral double diffused MOSFET's for analogue circuit modeling," Ph.D. dissertation, Dept. Electron. Comput. Sci., Univ. Southampton, UK, Dec. 2001.
- [12] (1995) Technology computer-aided design (TCAD) roadmap: A supplement to the national roadmap for semiconductors. Sematech Technology Transfer 95012696A-TR. [Online]. Available: <http://www.sematech.org/public>
- [13] R. van Langevelde, "A compact MOSFET model for distortion analysis in analog circuit design," Ph.D. dissertation, Philips Research, Tech. Univ. Eindhoven, The Netherlands, Nov. 1998.
- [14] M. S. L. Lee, B. M. Tenbroek, W. Redman-White, J. Benson, and M. Uren, "A physically based compact model of partially depleted SOI MOSFETs for analogue circuit simulation," *IEEE J. Solid-State Circuits*, vol. 36, pp. 110–121, Jan. 2001.
- [15] J. R. Brews, "A charge sheet model of the MOSFET," *Solid-State Electron.*, vol. 21, pp. 345–355, 1978.
- [16] N. Arora, "MOSFET Models for VLSI Circuit Simulation," in *Computational Microelectronics*. Vienna, Austria: Springer-Verlag, 1993.
- [17] Y. P. Tsividis, *Operation and Modeling of the MOST*. New York: McGraw-Hill, 1987.
- [18] M. R. Spiegel and J. Liu, *Mathematical Handbook of Formulas and Tables*. New York: McGraw-Hill, 1999.
- [19] C. M. Liu, F. C. Shone, and J. B. Kuo, "A closed-form physical back-gate-bias dependent quasisaturation model for SOI lateral DMOS devices with self-heating for circuit simulation," in *Proc. IEEE Int. Symp. Power Semiconductor Devices ICs*, 1995, pp. 321–324.
- [20] *ATLAS, V 4.0, Device Simulation Software*. Santa Clara, CA: SILVACO International, 1996.
- [21] H. C. de Graaff and F. M. Klaassen, *Compact Transistor Modeling for Circuit Design*. Vienna, Austria: Springer-Verlag, 1990.
- [22] A. G. Sabnis and J. T. Clemens, "Characterization of the electron mobility in the inverted (100) Si surface," in *Proc. Int. Electron Device Meeting*, 1979, pp. 18–21.
- [23] K. Joardar, K. K. Gullapalli, C. McAndrew, M. E. Burnham, and A. Wild, "An improved MOSFET model for circuit simulation," *IEEE Trans. Electron Devices*, vol. 45, pp. 134–148, Jan. 1998.
- [24] B. H. Krabbenborg and J. A. van der Pol, "Robustness of LDMOS power transistors in SOI-BCD processes and derivation of design rules using thermal simulation," in *Proc. IEEE Int. Symp. Power Semiconductor Devices ICs*, 2001, pp. 157–160.
- [25] S. M. Sze, *Physics of Semiconductor Devices*, 2nd ed. New York: Wiley, 1981.
- [26] M. D. Pocha and R. W. Dutton, "A computer-aided design model for high-voltage double diffused MOS (DMOS) transistors," *IEEE J. Solid-State Circuits*, vol. 11, pp. 718–724, Oct. 1976.
- [27] R. Kraus, P. Turkes, and H. J. Mattausch, "Modeling the self-heating of power devices," in *Proc. IEEE Int. Symp. Power Semiconductor Devices ICs*, 1992, pp. 124–129.
- [28] H. Neubrand, R. Constapel, R. Boot, M. Fullmann, and A. Boose, "Thermal behavior of lateral power devices on SOI substrates," in *Proc. IEEE Int. Symp. Power Semiconductor Devices ICs*, 1994, pp. 123–127.
- [29] D. Sharma, J. Gautier, and G. Merckel, "Negative dynamic resistance in MOS devices," *IEEE J. Solid-State Circuits*, vol. 13, pp. 378–380, June 1978.
- [30] A. L. Caviglia and A. A. Iliades, "Linear dynamic self-heating in SOI MOSFETs," *IEEE Electron Device Lett.*, vol. 14, pp. 133–135, Mar. 1993.
- [31] B. M. Tenbroek, W. Redman-White, M. J. Uren, M. S. L. Lee, and M. C. L. Ward, "Identification of thermal and electrical time constants in SOI MOSFET's from small-signal measurements," in *Proc. Eur. Solid-State Device Res. Conf.*, Sept. 1993, pp. 189–192.
- [32] B. M. Tenbroek, "Characterization and parameter extraction of silicon-on-insulator MOSFET's for analogue circuit modeling," Ph.D. dissertation, Dept. Electron. Comput. Sci., Univ. Southampton, UK, 1997.

- [33] Y.-K. Leung, A. K. Paul, K. E. Goodson, J. D. Plummer, and S. S. Wong, "Heating mechanisms of LDMOS and LIGBT in ultrathin SOI," *IEEE Trans. Electron Devices*, vol. 18, pp. 414–416, Sept. 1997.
- [34] A. K. Paul, Y. K. Leung, J. D. Plummer, S. S. Wong, S. C. Kuehne, V. S. K. Huang, and C. T. Nhuyen, "High voltage LDMOS transistors in sub-micron SOI films," in *Proc. IEEE Int. Symp. Power Semiconductor Devices ICs*, 1996, pp. 89–92.
- [35] G. Watchutka, "Rigorous thermodynamic treatment of heat generation and conduction in semiconductor device modeling," *IEEE Trans. Computer-Aided Design*, vol. 9, pp. 1141–1149, Nov. 1990.
- [36] L. J. McDaid, S. Hall, P. H. Mellor, W. Ecclestone, and J. C. Alderman, "Physical origin of negative differential resistance in SOI transistors," *Electron. Lett.*, vol. 25, no. 13, pp. 827–828, 1989.
- [37] M. S. L. Lee, W. Redman-White, B. M. Tenbroek, and M. Robinson, "Modeling of thin film SOI devices for circuit simulation including persistence dynamic self-heating effects," in *Proc. IEEE Int. SOI Conf.*, Oct. 1993, pp. 150–151.
- [38] J. Bielefeld, G. Pelz, H. B. Abel, and G. Zimmer, "Dynamic SPICE-simulation of the electrothermal behavior of SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. 42, pp. 1968–1974, Oct. 1995.
- [39] A. Ammous, S. Ghedira, B. Allard, H. Morel, and D. Renault, "Choosing a thermal model for electrothermal simulation of power semiconductor devices," *IEEE Trans. Electron Devices*, vol. 14, pp. 300–307, Feb. 1999.
- [40] N. D'Halleweyn, M. Swanenberg, J. Benson, and W. Redman-White, "A circuit simulation model for SOI LDMOS transistors, with accurate high-side behavior," in *Proc. ISDRS*, 1999, pp. 195–199.
- [41] N. V. D'Halleweyn, L. F. Tiemeyer, J. Benson, and W. Redman-White, "Charge model for SOI LDMOST with lateral doping gradient," in *Proc. IEEE Int. Symp. Power Semiconductor Devices ICs*, 2001.



**Nele V. T. D'Halleweyn** was born in Gent, Belgium, in 1974. She received the electrical engineering degree from the Université Catholique de Louvain-la-Neuve, Louvain, Belgium, in 1997, and the Ph.D. degree from the University of Southampton, Southampton, UK, in 2002.

In 2000, she was with Philips Semiconductors, Nijmegen, The Netherlands working in the Device Modeling Group. She is currently with Arnold and Siedsma, Belgium as a patent attorney.



**James Benson** received the B.Sc. degree in physics from Leicester University, Leicester, UK, in 1994 and the M.Sc. degree in semiconductor science and technology from Imperial College, London, UK, in 1995.

From 1995 to 1997, he was with Philips Semiconductors, Southampton, UK. Between 1997 and 2003, he was a Researcher in the Microelectronics Group, Electronics and Computer Science Department, University of Southampton, Southampton, UK. Since 2003, he has been with the Advanced Technology Institute, University of Surrey, UK,

where he is investigating models to predict the effects of biaxial lattice strain on dopant diffusion in silicon. His research interests include the modeling and characterization of silicon-on-insulator MOSFETs, with particular emphasis on developing advanced high-field mobility models.

Mr. Benson is a Member of the Institute of Physics.

**William Redman-White** (M'85) received the B.Sc. degree from Exeter University, Exeter, UK, in 1974 and the M.Sc. and Ph.D. degrees from Southampton University, Southampton, UK, in 1980 and 1983, respectively.

From 1974 to 1978, he was with Post Office Telecommunications, working on PCM systems. In 1979, he became a Research Fellow at Southampton University, and joined its academic staff in 1983. While maintaining a continuing academic activity, he has worked extensively in the semiconductor industry. From 1984 to 1990, he was a Part-Time Design Consultant for GEC Research, London, UK, working on silicon-on-sapphire design amongst other things. During 1989 he was with Motorola, Switzerland, and since 1990, he has been with Philips Semiconductors, Southampton, UK, where he is an Analogue Design Consultant for advanced consumer IC projects. His research interests are centred on analogue and mixed signal-design issues, spanning data conversion, filtering, circuit design for space environments and characterization and modeling of SOI CMOS.

Dr. Redman-White is a Member of the IEE.



**Ketan Mistry** received the M.Eng. degree in electronic engineering from the University of Newcastle upon Tyne, UK, in 1999. He is currently pursuing the Ph.D. degree in microelectronic circuit design at the University of Southampton, Southampton, UK.

He was with Philips Research Laboratories, Eindhoven, The Netherlands, where he designed frequency dividers for the IEEE802.11a transceiver. He is now with the Electronic and Electrical Engineering Department, University College Dublin, Dublin, Ireland, where he is working on a project

investigating the nonlinear dynamics of various communication circuits and systems.

**Maarten Swanenberg**, photograph and biography not available at the time of publication.