Lawrence Berkeley National Laboratory Lawrence Berkeley National Laboratory

Title

MULTICHANNEL ANALOG TO DIGITAL CONVERTER AND READOUT SYSTEM FOR THE TIME PROJECTION CHAMBER

Permalink

https://escholarship.org/uc/item/0hm269mb

Author

Maier, Michael R.

Publication Date

1978-10-01

Presented at the 1978 IEEE Huclear Science Symposium, Washington, D. C., October 18-20, 1978

LBL-8136

MULTICHANNEL ANALOG TO DIGITAL CONVERTER AND READOUT SYSTEM FOR THE TIME PROJECTION CHAMBER

Michael R. Maier, Stanley R. Olson, Michiyuki Nakamura and Frederick S. Goulding

October 1978

Prepared for the U. S. Department of Energy under Contract W-7405-ENG-48



MASTER

Michael R. Maier, Stanley R. Olson, Michivuki Nakasura and Frederick S. Goulding

Abstract

The Time Projection Chamber (TPC) project involves the characterization of signals arriving at approximately 20,000 separate detector wires and pad electroses. Ine characterization requires reasurement of the signal amplitudes in 100 ms tire slices over a total time of 20 us (the total chamber drift time). Charge Coupled Davices (CCD's) are used to store an image of the 20 us span of signals and the trage is "played back" at a low rate 150 is time slices, i.e., a time expansion of 500:11. Digitization of the 20,000 parallel signals at the output of the CCD's must therefore be accomplished to 50 us and readout of digital data into the computer system sust also be accomplished in this time. Many zeros occur in the data, a fact which reduces the data handling demands on the readout system, but does not reduce the stringent requirements on the digitizer. Therefore, the requirements on the dicitizer are highlighted by the need for low cost. low power consumption and by the need to perform 9-bit digitizing in less than 50 .s. Furthermore, a double buffering schere Eust te used to permit interleaving digitizing and digital readout cycles.

We describe our implementation of this concept and some possible applications for other experiments which require many Analog to Digital Converter (ADC) channels.

Introduction

The central element of the PEP-4 detictor at the PEP storage ring at Stanford, California, is the TPC. It is a large volume drift chamber, a cylinder of 2 m diameter and 2 m long, which provides intrinsically three dimensional spatial data. The chamber is shown schematically in Fig. 1. It is in a 1.5 tesla solinoidal magnetic field, and is filled with a mixture of 80% argon and 20% methane at a pressure of 10 atmospheres. A voltage of approximately 150 kV is applied to the center plane to produce an electric field which drifts the electrons produced by particle tracks in the chamber to the position sensitive proportional-wire datectors at the two end caps. Each end cap is equipped with six sectors of position sensing detectors--wires at positive voltage, which serve as proportional counters to amplify the charge reaching the wires by a factor of about 1000. The wire signals give information on the radial distance (r) of a track from the centerline. There are 192 of these "d2/dx-wires" per sector. In addition there are 12 wires distributed over the sector, which cive the azimuthal angle (*) of the tracks.

This angle information cerived from a row of scall (7 cm x 7 cm) pads placed under these wires, on which the avalanche on the wire induces signals. These signals can be used to determine the centroid of the avalanche. The coordinate along the bean axis (7) is derived from the time of arrival of the charge from the tracks following a start signal derived from the PEP beam signals.

The signal amplitudes on the dE/dx wire determine the energy-loss pattern along the track. The magnetic field services orimerily to determine the comentum of the particle, by reesurement of the curvature of the tracks, but it also reduces the transverse spreading of electrons during the drift process. The summation of all these date allows identification of the many particles produced in very high-energy interactions and determines their energies and romenta. (for a detailed discription the reaser is referred to Fef. 1.)

Simply stated, TPC required a system capable of providing 20 us of data sampled on the besis of 160 ms time intervals, the input signals coming from 16164 sources. This translates to a total of three million 9-bit words of possible information. The signals from the wires feed low-noise-charge-sensitive presmainters. then go to snaping amplifiers, where the pulses are amplified and shaped to optimize signal-to-roise ratios. The resulting signals are tren sampled and stored in CCD's which are normally being clocked at 10 MHz. Operating in this code, the CCE's contain a "flash picture" of the past 20 us of signals split into 100 ns time segments. When an event is detected by suitable trigger electronics, the CCD clsck rate is slowed down, and the amplitude information now residing in the CCD's is shifted to their output at a 20 kHz rate. Digitization of signals and transfer of the digitized signals to the computer processing system rust therefore be accomplished in less than 50 us (i.e., one CCD slow clock cycle). This paper describes the A-D-convertor design used in this application. It also discusses the method employed to readout only the interesting information which is estimated to be about 10,000 words per event cut of the three million possible words. Fortunately, this dristically reduces the requirements on the readout and processing system.

System Considerations

The original IPC proposal described the use of 121 fast ADC's (1 us digitizing time) assigned these dysmically via priority encoders to channels containing valid (i.e., non-zero) information. This concest required a discriminator and a D-A-converter for each channel. To avoid saturating a particular set of multiplexed channels, it would be necessary to scramble channel to address relationships, so that signals in physically adjacent channels would go to different multiplexer-DDC combinations. This would have required an additional "undersambling" step in the readout system and therefore an ordinal set of data buffirs. This complexity resulted in the study of alternative scheme:

Since the outputs from the CCD's are constant voltage levels for 50 Ls, an obvious way to digitize their values is to use Wilkinson rundom ADC's. This is very similar to the Large Scale Digitizer (LSQ) concept, which has been used Successfully at LSQ and elsewhere. Since the ramo generator and the associated logic can be shared between rank channels,

Lawrence Errkeley California
This work was supported by the Division of Physical
University of California
Berkeley, California 54720
No. W-7005-FMC-48.

each ADC channel consists essentially only of one comparator and one register. The simplicity of this approach—the parts count is similar to the comparator ADAC part of the multiplexer scheme—makes it "easible to supply one ADC per signal channel and to digitize all signals from the CCD's. Detection of valid information (i.e. amplitude a threshold) then consists of comparing two digital numbers, one from the ADC register and the other from a preset chreshold register. Valid information is then placed in an output buffer, which can be readout, while the next digitization tains place.

The resolution requirements (9 bit) for the ADC are dictated by the recessity for particle identification and track-center finding.

Configuration

We decided to put 16 ABC channels on one board, and put 16 ABC beards and one control board into a single rack-pourted tim. The control board contains the reap generator, the close drivers, and also the line drivers and receivers which receive the ABC data from the ABC boards and provide the connection to the individual ABC channel is distributed from the computer. ABC boards with the total boards the control board. The cuthods used to distribute the raco and the clock pulses have been discussed in earlier papers. **

Since this version of the LSD concept relies heavily on registers, cost effectiveness dictates the use of low-cost registers. Since the lowest cost per bit is offered by Random Access Mecory (RAM) chips, the first version of the design (snown in Fig. 2) was based on their use.

The voltage level from the CCD is compared to a list ling linear rasp, spenning the full signal amplitude range. A change of state in the comparator output is synchronized to the clock, and shaped to one clock pulse width. In this clock pulse, a bit is written in the data line of the particular channel of the "hi-list" RSM (16 word x 16 bit) and simultaneously the state of the clock counter is written as "pulse-height" RSM (16 word x 12 bit, only 9 bits are used here). After this operation a 4-bit event counter is incremented, whose output generates the address for these PAM's.

After all channels have fired, the hit list RAY contains a sequential list of hit patterns (note: core than one channel can register the same amplitude) and the pulse-height RAM contains the associated pulse-height numbers. The information in the RAM's is not ordered in channel number sequence, but rather in an emplitude sequence. For readout the data must be represend according to channel number. This come in the 9 is period after the end of the ram.

The reordering is done by looking with a mastable priority encoder at the outputs of the bit list RAN to derive the channel number of one fired channels. This channel number is then used to address a RAN which contains the threshold information. If the pulse height is larger than the threshold, it is written into the output RAN, and the line corresponding to the channel number fired is masked. Then either the noat channel is checked, or if there are no more unmasked bits at the particular pulse height the great counter is decreashed, the cask is reset,

and the procedure continued until all events have been processed. The output PAM then contains only valid information, which can be readout during the next 41 is digitization cycle. In this scheme the sare number of integrated circuits is used for resolutions between 5 and 12 bits, the difference being only the number of outputs used in the pulse height, threshold, and output RAM's. Also, this circuit can handle multiple hits in one signal channel, with can happen, e.g., in tice digitizers, as long as they are separated by one or core clock pulses.

The disadvantage of the cethod is the completity associated with the representing, since the data are initially precend according to explitude. For readout purposes however an ordering according to channel number is needed. This could be done either by using another priority encoder to carried the location of valid data in the output FAM on by another reproduing step. Both possibilities increase the number of the integrated circuits needed. Another problem is, that in order to rect the clock speed requirements (12 May) Schottly FAM's muich have to be used, with the associated higher power dissipation.

Therefore in our final design, we have chosen to use 8-bit los power Scinttry register, If's which have become available recently, and to use one additional flip flop per ADC channel to achieve the 9-bit resolution needed. The circuit is given in figs. 3 and 4. Again as an input comparator changes state, this change is synchronized to the clock, and the current state of the clock pulse counter is written into a register consisting of an 3-bit tri-state-autput register and an additional flip flop. It the end of the ramp, all channels, which nave not changed are forced to change, so that "overflows" appear at amplitude change is not not more not.

Here no reordaring is necessary, the control logic steps through the contents of the ADC register in a sequence of descending channel number, compares them with the appropriate threshold, and writes them in to the output RAM, if they were > threshold. If there was a valid event, it increments a valid event counter. This compression process occurs on all AGC boards in parallel, so that the progred and compressed data is available after 16 mead/compare/write cycles. Data in the output PAR's can then be read out in an already ordered tashion by the control board. control board sequences through all ADC boards in its bin, skipping the ones which have no valid data (i.e., when the valid event counter is zero). A fast bin-skip feature is also proviced to permit skipping a bin in one readout cycle, if it contains no valid data.

The threshold SAM's on the ADC board must be loaded from the computer. This can be done by digitizing the input levels with no signals present, and then by writing a number greater than this reasured feroverliment the threshold RAM's. The information from a particular channel can be suppressed by setting bit 8 in the corresponding threshold RAM, this prevents the transfer from the ADC register to the butput FAM.

The advantage of the register version is the simplicity of the data reduction logic, since all operations can be done by directly addressing a particular channel, where, in the REM version, priority encoders must be used. However, the resolution of the "register" ACC is essentially limited to 9 bits, because core bits would require more IC packages than the "RAM" ACC with a resolution of 12 bits.

In addition, the register implementation cannot tolerate multiple hits in one channel, such as might be required in time digitizers.

We use a digitizer clock frequency of 12.5 MHz, which gives a maximum digitizing time of 41 us for 9 bits. Since the CCD slow clock rate is 10 kHz (1.e., 50 us/step) 9 us remain to reduce and reporder the data. During the first 40 us of the next CCD slow clock cycle, valid data from the previous clock cycle are presented to the readout bus. Since only valid data is present, the requirements on the readout system are disjointed.

Conclusion

We have designed a low-cost, multichannel ADC and readout system, which meets all the requirements imposed by the TPC detector. All signals in every channel are digitized, thereby avoiding the difficulties associated with the multiplexing of many analog signal into one corpon ADC. Since the amplitude information is digitized by the same device. regardless of its amplitude, there is only one calibration necessary for each channel. The digital information is available after a reasonably short tire (41 us), and all further data processing can be done with digital numbers. This allows elimination of invalid information, i.e., zeros, very early in the signal processing, and therefore reduces the demands on the readout system. It should be possible then, to do "real time" data processing with microprocessors on the stream of reduced data.

If faster integrated circuits (.ke ECL) are used the number of bits can be increased, or the digitizing time can be shortened.


This class of ADC and readout system is well matched to the Endern generation of detectors, where carny signal channel have to be inspected in a short time, but only a few produce valid information.

References


- D. R. Nygren and J. N. Marx, Physics Today, pp 46-53, October, 1978.
- E. Yazgan and F. Kirsten, IEEE Trans. Nucl. Sci., Vol. <u>NS-25</u>, No. 1, 1976, 730.
- R. F. Althaus, F. A. Kirsten, K. L. Lee, S. R. Olson, L. J. Wagner and J. M. Wolverton, IEEE Trans. Nucl. Sci., Vol. <u>MS-24</u>, No. 1, 1977, 408.
- R. S. Altheus, K. L. Lee, F. A. Kirsten and L. J. Wagner, IEEE Trans. Nucl. Sci., Vol. <u>MS-24</u>, No. 1, 1977, 216.

"The special property to the second of the second to the second to


Any materials response to amount of security site of about to emperature for the success comparison to contain the are all attended about the process process that will be represented that it all which can all the processors consist from a



Fin. 1. Schematic picture of the Time Projection
Chamber. Charned particles produced indication in the high pressure has of the TPC.
The indication electrons drift toward the end-caps under the influence of the axial magnetic and electric fields. Sense wires then multiply this charne and the detector electronics are used to measure the charne and its time of arrival.



Fin. 2. Partial schematic of the first version of the digitizer. The levels from the CCS's are command to a common ramb. The crossing time of the ramm and the level is synchronized to the common clock, and the digitize control stores, at the appropriate rules height, the hit list RAN. After the end of the ramm the readout control compares the information from the different channels to the corresponding lower level, and writes it into the output buffer RAM. The further readout is similar to Fig. 4.



TEL 754-4179

Fin. 3. Partial schematic of the register version of the dinitizer. The crossion of the common rann with with levels from the CCO's are synchronized to the clock, and the pulse height number is written into the registers. After the end of the ramn the readout control sequences through all 10 registers, and writes their content into the output huffer memory. This buffer is then read out under the control board of Fig. 4.




Fig. 4. Partial schematic of the control board of the second verision of the digitizer. This board generates the common ramp, cormon clock and the pulses which control the reordering and read out. The 'data present' lines from the digitizer board are used to select only the boards which have non-zero data for readout.