# New type single-supply four-switch five-level inverter with frequency multiplication capability 

QINGDONG CHEN ${ }^{1}$, JIAN PAN ${ }^{1}$, SONGLIN LIU ${ }^{1}$, GUANGYI CHEN ${ }^{1}$, AND JIAXING XIONG ${ }^{1}$<br>${ }^{1}$ Hubei Key Laboratory for High-efficiency Utilization of Solar Energy and Operation Control of Energy Storage System, School of Electrical and Electronic Engineering, Hubei University of Technology, Wuhan 430068, China<br>Corresponding author: Jian Pan (e-mail: jpan@163.com )

This work was supported by the Key Laboratory Open Foundation of Hubei Province for Solar Power Generation and Energy Storage Control (HBSEES201902).


#### Abstract

This paper focuses on the problems of a large number of components and complex structure for traditional five-level inverters. In order to solve the problem, a novel single-supply four-switch fivelevel inverter topology is proposed. Based on the H 4 two-level full bridge inverter, one coupling inductor and two diodes are added to constitute the proposed topology. By means of the LPS-PWM modulation strategy with frequency doubling ability, one pair of complementary power switches operate at power frequency, and the other pair of high-frequency switches operate at the half of the output sine wave modulation frequency, which effectively reduces the switching loss and electromagnetic interference resulting from high switching frequency. In addition, three kinds of extended circuits of four-switch fivelevels are proposed. A comprehensive comparison against the state-of-the-art topologies in terms of the required number of components is performed to attest the outperforming merits of the proposed topology. Finally, various experimental results are presented to validate the feasibility and operability of the proposed topology.


INDEX TERMS Four-switch five-level inverter, reduce switch count, frequency doubling, THD

## I. INTRODUCTION

Inverter is the key to realize DC-AC. Multilevel inverter has the advantages of low Total Harmonic Distortion (THD) rate, low switching voltage stress and small output filter over the various types of sine wave inverter [1]-[3]. Thus, it is widely used in new energy generation, HVDC transmission, active power filter, high-power motor drive, flexible AC transmission and other fields [4]-[6]. The classical multilevel inverter (MLI) topologies include cascaded H-bridge (CHB) multilevel inverter [7], Neutral Point Clamped (NPC) multilevel inverter [8] and flying capacitor (FC) multilevel inverter [9]. However, at least eight power switches are required in the classic five-level inverter, which also needs more power components and auxiliary drive circuits. With the number of MLI levels increases, the number of components will also increase, which makes the MLI system bigger, more complex and less efficient. At the same time, it is difficult to solve the capacitor voltage balance problem existed in NPC and FC topologies [10-11].

Researchers are trying to increase the number of output voltage levels and reduce the number of switches to further
improve the efficiency and the quality of output voltage waveform [12]-[22]. An ANPC topology and decoupling algorithm are introduced in [12], which solve the problem of unbalanced neutral point potential of NPC topology capacitor. Moreover, the clamping capacitances required by traditional NPC topology are also reduced, only three capacitors and eight power switching devices are needed to realize five-level output. However, it is noted that the input DC voltage of this topology should be twice as high as the peak output voltage, which limits its application. Recently, the topology which is combined FC and NPC in [13] can realize NPC capacitor neutral point potential balance and output larger voltage with less switches. However, six switches and three capacitors are still needed in this topology. A MLI topology based on switched capacitor (SC) is proposed in [14]-[16], whose number of components is reduced by outputting a higher voltage than the input in a charge pump like manner [23]. The five-level topology based on SC introduced in [14] has twice the output voltage gain, and the voltage stress of some power switches are declined to reduce the switching loss. With a large number of components, the topology consists of two capacitors,
seven power switching devices and four independent diodes. The number of independent diodes is further reduced in [15]. The switched capacitor five-level topology proposed in [16] with only one capacitor as auxiliary component has twice the output voltage gain, and the voltage stress of all power switches does not exceed the input voltage. However, more power switches are needed in this topology, and it does not have the ability of frequency doubling. At the same time, the switching frequency of the power switch is high and the switching loss is serious. In [19], a five-level inverter using coupling inductors is proposed, which can achieve five-level output using only four-switches. However, four independent diodes and two reverse polarity coupled inductors are also needed in this topology. As a result, the volume and cost of the inverter system are increased.

In this paper, a novel four-switch five-level inverter and its modulation strategy are proposed. Only one coupling inductor and two diodes are added to the proposed topology which is based on the H 4 full bridge inverter. It is conducive to the reduction of inverter system volume and the improvement of efficiency that the number of components and gate driving circuit are reduced. A double frequency LPS-PWM modulation strategy combined level shift and phase shift modulation is designed. The strategy is easy to implement, and the equivalent switching frequency is doubled.
This paper is organized as follows: in the second part, the topology of the proposed four-switch five-level inverter is discussed in detail, the current ripple on the coupling inductor is calculated, and the multi-carrier level pulse width modulation technology for pulse generation by gate driving circuit is discussed. In the third section, three kinds of extended circuits are given. The comparisons between the proposed topologies and advanced topology are given in the fourth part. In the fifth part, the results and analysis are given. On the experimental platform based on STM32H750VBT6, the experiments are carried out to verify its performance. Finally, the conclusion is given in the sixth part.

## II. FOUR-SWITCH FIVE-LEVEL INVERTER TOUPOLOGY

## A. OPERATION PRINCIPLES

The topology of four-switch five-level inverter consisted of three legs $B_{1}-B_{3}$ is shown in Fig. 1. The switches $S_{1}$ on the leg $B_{1}$ and $S_{2}$ on the leg $B_{2}$ work at high-frequency PWM, and the switches $S_{3}$ and $S_{4}$ on the leg $B_{3}$ work at the fundamental frequency for voltage polarity reversal. The switching frequency of $S_{1}$ and $S_{2}$ is only half of the modulation frequency of the output sine wave. The end points of the upper and lower windings of the reverse polarity coupling inductor are respectively connected to the midpoint of the leg $B_{1}$ and leg $B_{2}$, and the freewheeling path is formed by diodes. It does not need to set the dead
time for the high frequency leg, so that the reliability of the inverter system can be improved.


FIGURE 1. Main circuit of coupled inductance five-level inverter.


FIGURE 2 Operation modes. (a) State A, (b) State B, (c) State C, (d) State D, (e) State E, (f) State F, (g) State G, (h) State H.

As shown in Fig. 2, all kinds of operation states of the four-switch five-level inverter are given.

State A: when the circuit is in the state shown in Fig. 2(a), the switches $S_{1}$ and $S_{4}$ are on, the upper winding current of the reverse polarity coupling inductor flows in through $S_{1}$, while the current of the lower winding flows out through $D_{1}$. Ignoring the forward voltage drop of diode $\mathrm{D}_{1}$, the bus differential mode voltage $V_{A B}$ is

$$
\begin{equation*}
V_{A B}=\mathrm{V}_{\mathrm{in}} \tag{1}
\end{equation*}
$$

At this time, the voltage stress of switches $S_{2}, S_{3}$ and diode $\mathrm{D}_{2}$ are $\mathrm{V}_{\text {in }}$.

State B: when the circuit is in the second working state shown in Fig. 2(b), $S_{1}, S_{2}$ and $S_{4}$ are on, the upper winding current of the reverse polarity coupling inductor flows in through $S_{1}$, and the lower winding current of the reverse polarity coupling inductor flows out through $\mathrm{S}_{2}$. The bus voltage $V_{A B}$ is

$$
\begin{equation*}
V_{A B}=\frac{\mathrm{V}_{\mathrm{in}}}{2} \tag{2}
\end{equation*}
$$

In this state, the voltage stress of switch $S_{3}$ and diodes $D_{1}$ and $\mathrm{D}_{2}$ are $\mathrm{V}_{\mathrm{in}}$.

State C : when the circuit is in the third working state shown in Fig. 2(c). $S_{4}$ is on, the upper winding current of the reverse polarity coupling inductor flows in through $\mathrm{D}_{2}$, and the winding current under the reverse polarity coupling inductor flows out through $\mathrm{D}_{1}$. Without considering the forward voltage drop of diodes, the bus voltage $V_{A B}$ is

$$
\begin{equation*}
V_{A B}=\frac{\mathrm{V}_{\mathrm{in}}}{2} \tag{3}
\end{equation*}
$$

At this time, the voltage stress of switches $S_{1}, S_{2}$ and $S_{3}$ are $V_{\text {in }}$.
State D: when the circuit is in the fourth working state shown in Fig. 2(d). $S_{2}$ and $S_{4}$ are on, the upper winding current of the reverse polarity coupling inductor flows in through $\mathrm{D}_{1}$, and the winding current under the reverse polarity coupling inductor flows out through $\mathrm{S}_{2}$. The bus voltage $V_{A B}$ is

$$
\begin{equation*}
V_{A B}=0 \tag{4}
\end{equation*}
$$

At this time, the voltage stress of switches $S_{1}, S_{3}$ and diode $\mathrm{D}_{1}$ are $\mathrm{V}_{\text {in. }}$.
States E, F, G and H are the four working states of the proposed topology when the output voltage level is in negative half cycle, corresponding to the four working states D, C, B and A respectively.

TABLE I
SWITCHING STATES OF THR FIVE-LEVEL INVERTOR

| State | $\mathrm{V}_{\mathrm{AB}}$ | $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | $\mathrm{V}_{\text {in }}$ | 1 | 0 | 0 | 1 |
| B | $\mathrm{V}_{\text {in }} / 2$ | 1 | 1 | 0 | 1 |
| C | $\mathrm{V}_{\text {in }} / 2$ | 0 | 0 | 0 | 1 |
| D | +0 | 0 | 1 | 0 | 1 |
| E | -0 | 1 | 0 | 1 | 0 |
| F | $-\mathrm{V}_{\text {in }} / 2$ | 0 | 0 | 1 | 0 |
| G | $-\mathrm{V}_{\text {in }} / 2$ | 1 | 1 | 1 | 0 |
| H | $-\mathrm{V}_{\text {in }}$ | 0 | 1 | 1 | 0 |

The corresponding relationship between the working state of four-switch five-level inverter and the switches is shown in Table I. The switching frequency of $S_{1}$ and $S_{2}$ is half of the operating frequency of voltage level $\mathrm{V}_{\mathrm{AB}}$. Switches $S_{3}$ and $S_{4}$ used for symbol reversal work at the fundamental frequency, and the switching losses are neglected. Therefore, the total switching loss can be reduced. In the table, " 1 " indicates on and " 0 " indicates off.

## B. Current ripple on coupled inductor

The duty cycle of $S_{1}$ is $d_{1}$ and the duty cycle of $S_{2}$ is $d_{2}$. The input voltage $\mathrm{V}_{\text {in }}$ and the sinusoidal voltage $V_{0}$ output to the load can be regarded as ordinary step-down inverter when the inverter operates in continuous conduction mode. There are the following equations.

$$
\begin{align*}
& \mathrm{d}_{1}=\left\{\begin{array}{cc}
\frac{V_{0}}{\mathrm{~V}_{\mathrm{in}}} & V_{0} \geq 0 \\
1+\frac{V_{0}}{\mathrm{~V}_{\mathrm{in}}} & V_{0}<0
\end{array}\right.  \tag{5}\\
& \mathrm{d}_{2}=1-\mathrm{d}_{1} \tag{6}
\end{align*}
$$

When the switches $S_{1}$ and $S_{2}$ are on at the same time, the voltage on the upper and lower sides of the coupling inductor both are $\mathrm{V}_{\mathrm{in}} / 2$, and the current ripple is positive. When the switches $S_{1}$ and $S_{2}$ are off, the voltage on upper and lower sides of the coupling inductor are $-\mathrm{V}_{\text {in }} / 2$, and the current ripple is negative, so:

$$
\begin{gather*}
\mathrm{L} \frac{\Delta i}{\Delta t}=\frac{1}{2} \mathrm{~V}_{\text {in }}  \tag{7}\\
\Delta i_{1}=\left\{\begin{array}{cl}
\frac{\mathrm{V}_{\text {in }} \mathrm{d}_{2}}{2 \mathrm{~L} f_{s}} & \mathrm{~d}_{2}<0.5 \leq \mathrm{d}_{1} \\
\frac{\mathrm{~V}_{\text {in }} \mathrm{d}_{1}}{2 \mathrm{~L} f_{s}} & \mathrm{~d}_{1}<0.5 \leq \mathrm{d}_{2} \\
\Delta i_{1}=\Delta i_{2}
\end{array}\right. \tag{8}
\end{gather*}
$$

Where L is the coupling inductance, $\Delta i_{1}$ and $\Delta i_{2}$ are the ripple current of $i_{1}$ and $i_{2}$ at the upper and lower sides of the coupling inductor, respectively. $f_{\mathrm{s}}$ is the switching frequency.

## C. Modulation strategy

There are two kinds of multi-carrier PWM modulation methods: level shift pulse width modulation (LS-PWM) [24]-[25] and phase shift pulse width modulation (PS-PWM) [26]. However, the inverter with redundant switching states cannot be modulated by these two modulation strategies. In [27], the LPS-PWM modulation method combining LSPWM and PS-PWM is proposed, which is applied to a seven-level inverter. A kind of LPS-PWM modulation which is suitable for the proposed five-level inverter topology is designed in this paper.

The modulation strategy for the proposed five-level inverter is shown in Fig. 3. The voltage levels of carrier $e_{1}$ and $e_{3}$ are the same as the voltage levels of $e_{2}$ and $e_{4}$, respectively, but the phases of the two carriers at the same voltage level differ by $\pi$. The sinusoidal modulated signal waveform $e_{\mathrm{s}}=\mathrm{A}_{\text {re }} \sin 2 \pi f_{\text {reft }}$ shares the same axis with these carriers. $\mathrm{A}_{\text {ref }}$ is the amplitude of the sinusoidal signal waveform $|\mathrm{A}|<2 \mathrm{~A}_{c}$, and $f_{\text {ref }}$ is the frequency of the sinusoidal signal waveform. According to the relationship between $e_{\mathrm{s}}$ and $e_{\mathrm{k}}(\mathrm{k}=1,2,3,4)$, the process of five-level modulation is divided into four sectors: $R_{1} \sim R_{4}$, the state of two levels appears alternately in each sector.

In Fig. 3, when $e_{s} \geq e_{2}$, the switch $\mathrm{S}_{1}$ is ON , when $e_{\mathrm{s}} \leq e_{1}$, the switch $\mathrm{S}_{2}$ is ON , when $e_{\mathrm{s}} \geq e_{4}$, the switch $\mathrm{S}_{1}$ is ON , when
$e_{\mathrm{s}} \leq e_{3}$, the switch $\mathrm{S}_{2}$ is ON. The driving signals of switches $S_{3}$ and $S_{4}$ are fundamental wave.
The amplitude of the output voltage waveform $V_{0}$ is determined by the ratio of the amplitude of the reference sinusoidal signal waveform $e_{\mathrm{s}}$ and the amplitude of the carrier. Therefore, the modulation index M is defined as:

$$
\begin{equation*}
\mathrm{M}=\frac{\mathrm{A}_{\text {ref }}}{2 \mathrm{~A}_{\mathrm{c}}} \tag{10}
\end{equation*}
$$



FIGURE 3. The modulation scheme of the proposed five-level inverter.

## III. EXTENDED TOPOLOGY

The basic unit of the four switch five level inverter topology shown in Fig. 1 can be extended in three different ways, which will be discussed below.

Extension I: As shown in Fig. 4, symmetrical capacitors and switches are added in the basic unit in this method. When a group of symmetrical capacitors and switches are added in the topology, the inclusion of a DC power supply increases the output voltage level by eight.

The total rated voltage of switching semiconductor devices in the topology can be reflected by the total standing voltage (TSV), it can be defined as

$$
\begin{equation*}
\mathrm{TSV}=\frac{\sum_{i=1}^{n} V_{b_{-} s w, i}+\sum_{j=1}^{m} V_{b_{-} d, j}}{V_{0_{-} \max }} \tag{11}
\end{equation*}
$$

Where $V_{b_{-} s w, i}$ and $V_{b_{-} d, j}$ represents the maximum shielding voltage of each switch and diode in the topology, respectively. $V_{o_{-} \max }$ is the maximum output peak voltage.

The equation of switch number $\left(\mathrm{N}_{\mathrm{SW}}\right)$, the number of drive circuits $\left(\mathrm{N}_{\mathrm{gd}}\right)$, the number of capacitors $\left(\mathrm{N}_{\mathrm{C}}\right)$ and the number of levels $(\mathrm{N})$ expressions of multilevel topology are
given, where $k$ is a positive integer variable and the voltage at both ends of each capacitor is 2 E .

$$
\left.\begin{array}{c}
\mathrm{N}_{s w}=(6 k+6) \\
\mathrm{N}_{g d}=(4 k+6)  \tag{12}\\
\mathrm{N}_{C}=(2 k) \\
\mathrm{N}=(8 k+1)
\end{array}\right\}
$$

The TSV of each switch in the extended topology in Fig. 4 can be calculated as

$$
\left.\begin{array}{c}
\mathrm{V}_{\mathrm{S} 3}=4 k E  \tag{13}\\
\mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{D} 1}=2 k E \\
\mathrm{~V}_{\mathrm{SH}(k+1)}=2 k E \\
\mathrm{~V}_{\mathrm{SH} 1}=\mathrm{V}_{\mathrm{S} L k}=2 E
\end{array}\right\}
$$

Therefore, the total TSV of extension I is given as

$$
\begin{equation*}
\mathrm{TSV}=\left(2 k^{2}+22 k+4\right) E=\frac{\left(2 k^{2}+22 k+4\right)}{4 k} \mathrm{~V}_{\mathrm{in}} \tag{14}
\end{equation*}
$$



FIGURE 4. Extension I of the four-switch five-level inverter.
Extension II: As shown in Fig.5, compared with extension I, a capacitor is added in this method.

In this extension, the number of the output voltage level increases by eight for each additional group of symmetrical capacitors and switches. The different equations of this topology shown in Fig. 5 are given as follow

$$
\left.\begin{array}{c}
\mathrm{N}_{s w}=(6 k+6) \\
\mathrm{N}_{g d}=(4 k+6) \\
\mathrm{N}_{C}=(2 k+1)  \tag{15}\\
\mathrm{N}=(8 k+5)
\end{array}\right\}
$$

The TSV of each switch in the extended topology in Fig. 5 can be calculated as

$$
\left.\begin{array}{c}
\mathrm{V}_{\mathrm{S} 3}=(4 k+2) E  \tag{16}\\
\mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{D} 1}=(2 k+2) E \\
\mathrm{~V}_{\mathrm{SH}(k+1)}=2 k E \\
\mathrm{~V}_{\mathrm{SH} 1}=\mathrm{V}_{\mathrm{SL} k}=2 E
\end{array}\right\}
$$

TABLE II
DIFFERENT EQUATIONS OF THE PROPOSED TOPOLOGIES

| Extension | $\mathrm{N}_{S W}$ | $\mathrm{~N}_{g d}$ | $\mathrm{~N}_{\mathrm{C}}$ | $\mathrm{N}_{\mathrm{DC}}$ |
| :---: | :---: | :---: | :---: | :---: |
| I | $\frac{3}{4} N+\frac{21}{4}$ | $\frac{1}{2}(N+11)$ | $\frac{1}{4}(N-1)$ | 1 |
| II | $\frac{3}{4} N+\frac{9}{4}$ | $\frac{1}{2}(N+7)$ | $\frac{1}{4}(N-5)$ | 1 |
| III | $4 \sqrt{N+1.25}-6$ | $2 \sqrt{N+1.25}-1$ | 0 | $\sqrt{N+1.25}-1.5$ |



FIGURE 5. Extension II of the four-switch five-level inverter.
Therefore, the total TSV of extension II is given as

$$
\begin{equation*}
\mathrm{TSV}=\left(2 k^{2}+22 k+16\right) E=\frac{\left(2 k^{2}+22 k+16\right)}{4 k+2} \mathrm{~V}_{\text {in }} \tag{17}
\end{equation*}
$$

Extension III: As shown in Fig. 6, different types of DC are added to the cascade expansion III according to the actual demand, the number of levels also varies greatly. When the type and number of DC both are $k$, there are the following relationships.

$$
\left.\begin{array}{c}
\mathrm{N}_{s w}=4 k  \tag{18}\\
\mathrm{~N}_{\mathrm{gd}}=2 k+2 \\
\mathrm{~N}_{\mathrm{DC}}=k \\
\mathrm{~N}=\left(k^{2}+3 k+1\right)
\end{array}\right\}
$$

The TSV of each switch in the extended topology shown in Fig. 6 can be calculated as

$$
\left.\begin{array}{c}
\mathrm{V}_{S(4 k-3)}=\mathrm{V}_{S(4 k-2)}=\mathrm{V}_{S(4 k-1)}=\mathrm{V}_{S 4 k}=(k+1) E  \tag{19}\\
\mathrm{~V}_{\mathrm{D} 1}=\mathrm{V}_{\mathrm{D} 2}=2 E
\end{array}\right\}
$$

Therefore, the total TSV of extension III is given as

$$
\begin{equation*}
\mathrm{TSV}=\left(2 k^{2}+6 k+2\right) E=4+\frac{4}{k^{2}+3 k} \mathrm{~V}_{\mathrm{in}} \tag{20}
\end{equation*}
$$

Three extensions of the proposed basic unit have been summarized in Table II with equations in terms of the number of levels N .


FIGURE 6. Extension III of the four-switch five-level inverter.

## IV COMPARATIVE STUDY

In order to evaluate the advantages and disadvantages of the proposed topology, the comparisons of the proposed topology and other recently reported five level inverters are given in Table III. The comparisons include the number of power switches ( $\mathrm{N}_{\mathrm{SW}}$ ), the number of DC sources at the input side $\left(\mathrm{N}_{\mathrm{DC}}\right)$, the number of independent diodes $\left(\mathrm{N}_{\mathrm{d}}\right)$, the number of capacitors ( $\mathrm{N}_{\text {cap }}$ ), the number of reverse polarity coupling inductors $\left(\mathrm{N}_{\mathrm{T}}\right)$ and the topological TSV.

The proposed topology has the same number of power switches as that in [19], however, the number of independent diodes and reverse polarity coupled inductors is half of that, so the proposed topology has advantages in volume and loss.

Compared with the five-level topology reported in [12][18], the proposed topology has less power switches and gate drive circuits. The TSV of the proposed topology is only larger than that of the topology proposed in [13] and [16]. However, the topology described in [13] and [16] does not have the ability of frequency doubling. Therefore, under the same output waveform quality, the high-frequency switching frequency of the topology introduced in this paper is only half of that in [14], so switching loss and electromagnetic interference caused by high switching frequency can be reduced.

TABLE III
COMPARISION OF KEY FEATURES BETWEEN THE NEW TOPOLOGY AND THE RECENTLY REPORTED FIVE-LEVEL INVERTER

| Ref. | $\mathrm{N}_{\mathrm{SW}}$ | $\mathrm{N}_{\mathrm{DC}}$ | $\mathrm{N}_{\mathrm{d}}$ | $\mathrm{N}_{\text {cap }}$ | $\mathrm{N}_{\mathrm{T}}$ | TSV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $[12]$ | 8 | 1 | 0 | 3 | 0 | 6 |
| $[13]$ | 6 | 1 | 0 | 3 | 0 | 5 |
| $[14]$ | 7 | 1 | 4 | 2 | 0 | 6.5 |
| $[15]$ | 7 | 1 | 1 | 2 | 0 | 6 |
| $[16]$ | 9 | 1 | 0 | 1 | 0 | 4.5 |
| $[17]$ | 6 | 2 | 1 | 2 | 0 | 11 |
| $[18]$ | 8 | 2 | 0 | 4 | 0 | 10 |
| $[19]$ | 4 | 1 | 4 | 0 | 2 | 8 |
| Proposed | 4 | 1 | 2 | 0 | 1 | 6 |



FIGURE 7. The relationships between the number of levels of expansionIII and (a) the number of switches, (b) the number of gate drive circuits and (c) the number of DC voltage sources.
The comparisons between Extension III and these topologies proposed in [28]-[34] have been given. As shown in Fig. 7, the curves that the number of switches, driving circuits and input DC voltage sources change with the increase of levels are compared respectively. The relationship between the number of switches and voltage levels is shown in Fig. 7(a). When the number of levels
continues to increase, fewer switches are required in the proposed topology. The curves of required gate drive and the number of levels is shown in Fig. 7(b). Compared with other cascaded multilevel expansion, the proposed topology has less number of gate drivers. Fig. 7 (c) shows the lower number of dc voltage source requirement of the proposed topology compared to other topologies.


FIGURE 8. The relationships between the number of levels of expansion-
I, II and (a) the number of switches, (b) the number of gate drive circuits and (c) the number of DC voltage sources.

In addition, the extension I and II of the proposed topology have been compared with several other expansion circuits introduced in other literatures in Fig. 8. The curves of the number of switches and the number of gate drives with the number of levels are shown in Fig. 8(a) and (b), respectively. It should be noted that the number of gate drives of the proposed topology is consistent with the number of the switches. When the number of levels continues to increase, the number of switches and gate drives required by the proposed topology is significantly less than that of other types of single source extended circuits. The curves of the number of capacitors with the number of levels are shown in Fig. 8(c), the results show that the proposed topology also has more advantages.

## V RESULTS AND DISCUSSION

## A. Simulation results

As shown in Fig. 9, the MATLAB simulation model of 2 kW four-switch five-level inverter is designed, where $i$ and $i_{0}$ are the currents flowing through the output filter inductor and the load respectively. The simulation parameters of four-switch five-level inverter are designed in Table IV. According to the data sheet of R6030ENX, the conduction resistance $\mathrm{r}_{\mathrm{s} 1}-\mathrm{r}_{\mathrm{s} 4}$ and drain-source capacitance $\mathrm{C}_{\mathrm{S} 1}-\mathrm{C}_{\mathrm{S} 4}$ of MOSFET $\mathrm{S}_{1}-\mathrm{S}_{4}$ are determined. According to the data sheet of DSEI30, the conduction resistance $\mathrm{r}_{\mathrm{d} 1}-\mathrm{r}_{\mathrm{d} 2}$ and the forward conduction voltage drop of independent diodes $\mathrm{D}_{1}-\mathrm{D}_{2}$ are determined.


FIGURE 9. Simulation model of the proposed inverter.
TABLE IV
SIMULATION PARAMETERS OF THE PROPOSED INVERTER.

| Parameters | Value |
| :---: | :---: |
| Input Voltage $\mathrm{V}_{\mathrm{in}}$ | $320 \mathrm{~V}(\mathrm{rin}: 50 \mathrm{~m} \Omega)$ |
| Modulation index M | 0.9375 |
|  | $\mathrm{Z}_{1}: 22.5 \Omega$ |
| Output load Z | $\mathrm{Z}_{2}: 20.25 \Omega+31.22 \mathrm{mH}$ |
|  | $\mathrm{Z}_{3}: 20.25 \Omega+324.55 \mu \mathrm{~F}$ |
| MOSFETs $\mathrm{S}_{1}-\mathrm{S}_{4}$ | $\mathrm{r}_{\mathrm{S} 1}-\mathrm{r}_{\mathrm{S} 4}: 0.115 \Omega$ |
|  | $\mathrm{C}_{\mathrm{S} 1}-\mathrm{C}_{\mathrm{S} 4}: 1900 \mathrm{pF}$ |
| Independent Diode $\mathrm{D}_{1}-\mathrm{D}_{2}$ | $\mathrm{~V}_{\mathrm{F}}: 1.01 \mathrm{~V}$ |
|  | $\mathrm{r}_{\mathrm{D} 1}-\mathrm{r}_{\mathrm{D} 2}: 7.1 \mathrm{~m} \Omega$ |
| Coupled Inductance L | $2 \mathrm{mH}(\mathrm{r} 1-\mathrm{r} 2: 50 \mathrm{~m} \Omega)$ |
| Filter Capacitor $\mathrm{C}_{\mathrm{f}}$ | $16 \mu \mathrm{~F}\left(\mathrm{r}_{\mathrm{f}}: 21.9 \mathrm{~m} \Omega\right)$ |
| Filter Inductor $\mathrm{L}_{\mathrm{f}}$ | $0.25 \mathrm{mH}\left(\mathrm{r}_{\mathrm{Lf}}: 20 \mathrm{~m} \Omega\right)$ |
| Switching Frequency $f_{s}$ | 16 kHZ |
| Frequency of the sinusoidal | 50 HZ |
| signal waveform $f_{\text {ref }}$ |  |

The simulation results of the proposed inverter in unity power factor and non-unit power factor (i.e. $\cos \varphi= \pm 0.9$ ) are shown in Fig. 10. The FFT analysis under different loads is shown in Fig. 11. The THD of the five-level differential mode voltage $V_{A B}$ in Fig. 11(a) is $30.63 \%$, and according to [37], the calculation expression of THD is described as.

$$
\begin{equation*}
\mathrm{THD}, \%=\frac{57.7}{(\mathrm{n}-1) \mathrm{M}}, \% \tag{21}
\end{equation*}
$$

Where n is non-negative level count. Therefore, the voltage THD at the modulation index of 0.9375 is estimated as $30.77 \%$, which is well agreed with the experimental results.


FIGURE 10. Simulation results of the reactive power adjustment capability of the five-level topology. (a) $\cos \varphi=1$. (b) $\cos \varphi=0.9$. (c) $\cos \varphi=$ -0.9.

When the output load is $Z_{1}$, the output current is in phase with the output voltage. As shown in Fig. 10(a), the THD of the current output current and the output voltage are both $0.36 \%$. The simulation results of $V_{0}$ ahead of $i_{0}$ (i.e. $\cos \varphi=$ 0.9 ) is shown in Fig. 10(b) when the output load is inductive load $\mathrm{Z}_{2}$. The THD of current output current and output voltage are $0.08 \%$ and $0.26 \%$ respectively. The THD of the output current in Fig. 10(b) is further reduced because the inductive load acts as a filter. In Fig. 10(c), the simulation results show that when the output load is capacitive load $Z_{3}$, $V_{0}$ lags $i_{0}$ (i.e. $\cos \varphi=-0.9$ ). The THD of output current and output voltage are $0.46 \%$ and $0.42 \%$ respectively. The FFT of corresponding output voltage are shown in Fig. 10(b), (c) and (d) when the load is $\mathrm{Z}_{1}, \mathrm{Z}_{2}$ or $\mathrm{Z}_{3}$.


FIGURE 11. FFT of simulation results with (a) output five-level voltage $V_{A B}$. (b) output voltage $V_{0}$ with $Z_{1}$. (c) output voltage $V_{0}$ with $Z_{2}$. (d) output voltage $V_{0}$ with $Z_{3}$.
Fig. 12 shows the key waveform of four-switch five-level inverter when a load is suddenly added. The waveform diagrams of differential mode voltage $V_{A B}$, output voltage $V_{0}$ and output current $i_{0}$ under the condition of sudden change from no-load to inductive load $\mathrm{Z}_{2}$ are given in Fig. 12(a). The output voltage is stable and the output current can be smoothly transited. The current waveforms on the upper and lower sides of the reverse polarity coupling inductor and on the output filter inductor $L$ are shown in Fig. 12(b). The leakage inductance current of the reverse polarity coupling inductor changes according to the
sinusoidal law, the self-current balance on the leakage inductance is realized.


FIGURE 12. Simulation waveform when the load is suddenly changed. (a) Differential mode voltage $V_{A B}$, output voltage $V_{0}$, and current $i_{0}$ (b) current $i_{1}, i_{2}$, and $i$ at unit power factor

As shown in Fig. 13, the dynamic changes of M in the four-switch five-level inverter are listed when the load is $\mathrm{Z}_{2}$. In Fig. 13(a), the modulation index increases from 0.2 to 1 , while in Fig. 13(b) the modulation index is reduced from 1 to 0.6. In Fig. 13(a), although the number of levels is reduced when the modulation degree is 0.2 , the dynamic performance does not decrease.

The curve of output efficiency changing with power is shown in Fig. 14 when the output load is reduced from $450 \Omega$ to $9 \Omega$. When the output power $\mathrm{P}_{0}=1.11 \mathrm{kw}$, the maximum power conversion efficiency is $98.4 \%$. The comparison curves of output voltage harmonic distortion rate between H 4 full bridge inverter topology and proposed topology under different modulation index are shown in Fig. 15 when load is $Z_{1}$ and output power is $\mathrm{P}_{0}=2 \mathrm{~kW}$. When H 4 full bridge inverter topology and proposed topology under the same switching frequency, same filter inductance and filter capacitor, the output voltage THD of the proposed topology is significantly lower than that of the common H 4 inverter topology, which means that under the same input voltage and the same THD standard, the output voltage regulation range of the proposed topology is wider than that of the H4 inverter topology.


FIGURE 13. Simulation results of propose topology when $M$ is changed from. (a) 1.0 to 0.2 (b) 0.6 to 1.0


FIGURE 14. Efficiency of the proposed topology


FIGURE 15. The THD comparison of H4 inverter topology and proposed topology

## B. Experimental results

In order to verify the correctness and feasibility of the proposed five-level inverter topology and the modulation strategy, as shown in Fig. 16, a small experimental
prototype based on STM32 microprocessor was built. The control of the system is realized by STM32H750VBT6 single chip microcomputer. The DC side voltage is 100 V , the AC side voltage peak value is $88 \mathrm{~V}(50 \mathrm{~Hz})$, the load $\mathrm{Z}=21.4 \Omega+26.7 \mathrm{mH}$, the filter inductance is 1.1 mH , and the filter capacitance is $8 \mu \mathrm{~F}$. The reverse polarity coupling inductor adopts double winding in parallel, the leakage inductance is $4.35 \mu \mathrm{H}$, the magnetizing inductance is 2.38 mH , and the switching frequency is 8 kHz .


FIGURE 16. Hardware setup of the proposed inverter.


FIGURE 17. Experimental results of the proposed five-level inverter topology. (a) Differential mode voltage $V_{A B}$, output voltage $V_{0}$ and output current $i_{0 .}$ (b) Current on both sides of reverse polarity coupling inductor.

The experimental results of four-switch five-level topology are shown in Fig. 17. As shown in Fig. 17(a), the output voltage level, filtered output voltage and output current waveform of the inverter system are presented. It should be noted that the output current $i_{0}$ is slightly distorted due to the saturation of the load inductance. The current waveforms of the upper and lower sides of the
reverse polarity coupler are shown in Fig. 17(b). Because of the unidirectional current conduction of diodes $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$, the current $i_{1}$ and $-i_{2}$ are unipolar, and the changes of current $i_{1}$ and $-i_{2}$ are consistent with the theories.


FIGURE 18. Experimental results of propose topology when $\mathbf{M}$ is changed from. (a) 0.9 to 0.2 (b) 0.6 to 0.9 .


FIGURE 19. Experimental waveform when the load is suddenly changed,
(a) the load is suddenly increased. (b) the load is suddenly reduced.

The experimental results of four-switch five-level topology with dynamic modulation in inductive load are shown in Fig. 18. In Fig. 18(a), the modulation index is reduced from 0.9 to 0.2 , while in Fig. 18(b) the modulation index increased from 0.6 to 0.9 . When the modulation index is dynamic, the waveform of output voltage and output current are smoothly, which means the dynamic performance is good. The experimental results when the load is suddenly changed are given in Fig. 19. The experimental results when the load is suddenly changed to no-load are shown in Fig. 19(a). Fig. 19(b) shows the experimental results when the load is suddenly added, and the experimental waveform is consistent with the simulation.

## VI CONCLUSION

This paper presented a novel five-level inverter topology with frequency doubling and expansion capability. The operation principle, the modulation method, analysis of the voltage stress on the coupling inductor, the comparison, simulation and experimental results of the three kinds of extended topologies are given. The number of components of the proposed five-level inverter is less than that of other five-level topologies. Because of the frequency doubling ability of the proposed topology, the switching loss is further reduced. In the simulation, the power loss analysis has been carried out, and the maximum efficiency of the proposed five-level topology reaches $98.4 \%$ when the output power is 1.1 kW . In addition, three different multilevel extension circuits which have certain advantages in the number of devices are presented based on the proposed topology. In the simulation and experiment, the circuit has been confirmed by inductive load. It should be noted that the output current of the experiment is slightly distorted due to the saturation of the load inductor. In addition, the experimental results are completely consistent with the simulation results when the modulation index changes or load is suddenly changed.

## REFERENCES

[1] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, and M. A. Memon, "A new multilevel inverter topology with reduce switch count," IEEE Access, vol. 7, pp. 58584-58594, 2019.
[2] Mohamad A S, Mariun N, Sulaiman N, et al, " A new cascaded multilevel inverter topology with minimum number of conducting switches," 2014 IEEE Innovative Smart Grid Technologies Asia (ISGT ASIA). Kuala Lumpur, Malaysia: IEEE, 2014: 164-169.
[3] L. K. Haw, M. S. A. Dahidah, and H. A. F. Almurib, "Operation Mode Analysis and Peak Gain Approximation of the LLC Resonant Converter," IEEE Trans. Power Electron., vol. 30, no. 7, pp. 35773588, Jul. 2015.
[4] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, " Modular multilevel converters for HVDC applications: Review on converter cells and functionalities," IEEE Trans. Power Electron., vol. 30, no. 1, pp. 18-36, Jan. 2015.
[5] M. B. Ghat and A. Shukla, "A new H-Bridge hybrid modular converter (HBHMC) for HVDC application: Operating modes, control, and voltage balancing," IEEE Trans. Power Electron., vol. 33, no. 8, pp. 6537-6554, Aug. 2018.
[6] I. A. Gowaid, G. P. Adam, A. M. Massoud, S. Ahmed, and B. W. Williams, "Hybrid and modular multilevel converter designs for isolated HVDC- DC converters," IEEE J. Emerg. Sel. Topics Power Electron., vol. 6, no. 1, pp. 188-202, Mar. 2018.
[7] J. I. Leon, S. Vazquez, and L. G. Franquelo, "Multilevel converters: Control and modulation techniques for their operation and industrial applications," Proc. IEEE., vol. 105, no. 11, pp. 2066-2081, Nov. 2017.
[8] Siddique M D, Iqbal A, Ali J S M, et al. Design and implementation of a new unity gain nine-level active neutral point clamped multilevel inverter topology. IET Power Electron., to be published, doi: 10.1049/ietpel.2020.0437.
[9] J. Amini and M. Moallem, "A fault-diagnosis and fault-tolerant control scheme for flying capacitor multilevel inverter," IEEE Trans. Ind. Electron., vol. 64, no. 3, pp. 1818-1826, Mar. 2017.
[10] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: A review," IEEE Trans. Power Electron., vol. 31, no. 1, pp. 135-151, Jan. 2016.
[11] R. Barzegarkhoo, H. M. Kojabadi, and L. Chang, "Generalized structure for a single phase switched-capacitor multilevel inverter using a new multiple DC link producer with reduced number of switches," IEEE Trans. Power Electron., vol. 31, no. 8, pp. 56045617. Aug. 2016.
[12] WANG Fusheng, DOU Sheng, FU Hang, ZHENG Deyou, Do Thanh Hieu, and LIu Fang, "An Optimized Decoupling Control Algorithm Between Flying Capacitor Voltage and Neutral-point Potential in ANPC-5L Inverter," Proceedings of the CSEE. Power Electron. vol. 39, no. 4, pp. 1150-1162, Sep. 2019.
[13] Siwakoti YP, Palanisamy A, Mahajan A, Liese S, Long T, and Blaabjerg F, "Analysis and Design of a Novel Six-Switch FiveLevel Active Boost Neutral Point Clamped Inverter," IEEE Trans. Ind. Electron., vol. 67, no. 12, pp. 10485-10496, Nov. 2020.
[14] M. Saeedian, S. M. Hosseini, and J. Adabi, "A Five-Level Step-Up Module for Multilevel Inverters: Topology, Modulation Strategy, and Implementation," IEEE Trans. Power Electron, vol. 6, no. 4, pp. 2215-2226. Aug. 2018.
[15] Barzegarkhoo R, Siwakoti YP, and Blaabjerg F, "A New SwitchedCapacitor Five-Level Inverter Suitable for Transformerless GridConnected Applications," IEEE Trans. Power Electron., vol. 35, no. 8, pp. 8140-8153, Feb. 2020.
[16] N. Sandeep, Jagabar Sathik Mohamed Ali, Udaykumar R. Yaragatti, and Krishnasamy Vijayakumar, "A Self-Balancing Five-Level Boosting Inverter With Reduced Components," IEEE Trans. Ind. Electron., vol. 34, no. 7, pp. 6020-6024, Nov. 2019.
[17] R. Samanbakhsh and A. Taheri, "Reduction of power electronic components in multilevel converters using new switched capacitordiode structure," IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7204-7214, Nov. 2016.
[18] R. Barzegarkhoo, E. Zamiri, N. Vosoughi, H. M. Kojabadi, and L. Chang, "Cascaded multilevel inverter using series connection of novel capacitor-based units with minimum switch count," IET Power Electron., vol. 9, no. 10, pp. 2060-2075, Aug. 2016.
[19] Shen Hong, Guo Zhongnan, Guan Honglei, Wang Baocheng, and Guo Xiaoqiang, " Research on Single-Phase Four-Switch Multilevel PV Inverter," Transactions of China Electrotechnical Society, Power Electron. vol. 33, no. 8, pp. 1775-1782, Apr. 2018.
[20] M. D. Siddique, J. S. M. Ali, S. Mekhilefl, et al, 'Reduce Switch Count Based Single Source 7LBoost Inverter Topology," IEEE Transactions on Circuits and Systems II: Express Briefs to be published, doi: 10.1109/TCSII.2020.2988090.
[21] B. P. Reddy, M. D. Siddique, Iqbal, et al, "7L-SCBI topology with minimal semiconductor device count," IET Power Electron., to be published, doi: 10.1049/iet-pel.2020.0313.
[22] R. S. Alishah, M. A. Bakar and K. Berttilsson, "A New Seven-Level Grid-Connected Converter Using Model Predictive Controller," PCIM Europe digital days 2020; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Germany, 2020, pp. 1-5.
[23] J. A. Starzyk, Y. Jan, and F. Qiu, "A dc-dc charge pump design based onvoltage doublers," IEEE Trans. Circuits Syst. I, Reg. Papers., vol. 48, no. 3, pp. 350-359, Mar. 2001.
[24] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 858-867, Aug. 2002.
[25] Y. Hinago and H. Koizumi, "A switched-capacitor inverter using series/parallel conversion with inductive load," IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 878-887, Feb. 2012.
[26] L. G. Franquelo, Rodriguez, Leon, S. Kouro, R. Portillo, and M. A.M. Prats, " The age of multilevel converters arrives," IEEE Trans. Ind. Electron., vol. 2, no. 2, pp. 28-39, Jun. 2018.
[27] A. Tsunoda, Y. Hinago, and H. Koizumi, " Level- and phase-shifted PWM for seven-level switched-capacitor inverter using series/parallel conversion," IEEE Trans. Ind. Electron, vol. 61, no. 8, pp. 4011-4021, Aug. 2014.
[28] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A. Iqbal, M. Tayyab, and M. K. Ansari, "Low switching frequency based asymmetrical multilevel inverter topology with reduced switch count," IEEE Access, vol. 7, pp. 86374-86383, 2019.
[29] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, "An envelope type (E-type) module: Asymmetric multilevel inverters with reduced components," IEEE Trans. Ind. Electron., vol. 63, no. 11, pp. 7148-7156, Nov. 2016.
[30] M. D. Siddique, S. Mekhilef, N. M. Shah, and M. A. Memon, "Optimal design of a new cascaded multilevel inverter topology with reduced switch count," IEEE Access, vol. 7, pp. 24498-24510, 2019.
[31] E. Samadaei, A. Sheikholeslami, S. A. Gholamian, and J. Adabi, "A square T-type (ST-Type) module for asymmetrical multilevel inverters," IEEE Trans. Power Electron., vol. 33, no. 2, pp. 987996, Feb. 2018.
[32] Zeeshan Sarwer, M. D. Siddique, Atif Iqbal, Adil Sarwar, and S. Mekhilef, "An Improved Asymmetrical Multilevel Inverter Topology with Reduced Semiconductor," Int. Trans. Electr. Energy Syst., to be published, doi: 10.1002/2050-7038.12587.
[33] R. S. Alishah, E. Babaei, S. H. Hosseini, and M. Sabah, "A Developed Two-Leg Ladder Multilevel Converter Structure," I Trans. Electr. Electron. Circ. Syst., vol. 27, no. 12, pp. 1-17, Feb. 2018.
[34] R. S. Alishah, S. H. Hosseini, E. Babaei, M. Sabah, and J. F. Ardashir 'An Improved Symmetric H-Bridge Multilevel Converter Topology; An Attempt to Reduce Power Losses," I Trans. Electr. Electron. Circ. Syst., vol. 27, no. 12, pp. 1-20, Feb. 2018.
[35] M. D. Siddique, S. Mekhilef, N. M. Shah, et al. "Switched-capacitor-based boost multilevel inverter topology with higher voltage gain," IET Power Electron., to be published, doi: 10.1049/iet-pel.2020.0446.
[36] M. D. Siddique, B. P. Reddy, A. Iqbal, et al, "Reduced switch countbased N-level boost inverter topology for higher voltage gain," IET Power Electron., to be published, doi: 10.1049/iet-pel.2020.0359.
[37] A. Ruderman, "About voltage total harmonic distortion for singleand three-phase multilevel inverters," IEEE Trans. Ind. Electron., vol. 62, no. 3, pp. 1548-1551, Mar. 2015.

