# Nonduplicate Polarization-Diversity $32 \times 32$ Silicon Photonics Switch Based on a SiN/Si Double-Layer Platform 

Keijiro Suzuki ${ }^{\bullet}$, Member, OSA, Ryotaro Konoike ${ }^{\bullet}$, Nobuyuki Yokoyama, Miyoshi Seki, Minoru Ohtsuka, Shigeru Saitoh, Satoshi Suda, Hiroyuki Matsuura ${ }^{\bullet}$, Koji Yamada ${ }^{\bullet}$, Member, IEEE, Shu Namiki ${ }^{-}$, Fellow, IEEE, Fellow, OSA, Hitoshi Kawashima, Member, OSA, and Kazuhiro Ikeda ${ }^{\bullet}$, Senior Member, OSA

(Top-Scored Paper)


#### Abstract

We fabricate and characterize a polarizationdiversity $32 \times 32$ silicon photonics switch by newly introducing SiN overpass waveguides onto our nonduplicate polarization-diversity path-independent insertion-loss switch. The SiN overpass waveguides are used to simplify the optical paths with a uniform path length between the edge couplers and the switch matrix and significantly reduce the number of waveguide intersections. The switch chip is fabricated using a $300-\mathrm{mm}$ silicon-on-insulator wafer pilot line. The fabricated switch comprises more than $\mathbf{7 , 6 0 0}$ components, making this the largest ever complementary-metal-oxide-semiconductor-based silicon photonics circuit. The switch chip is electrically and optically packaged and evaluated for a sampled port connection with 32 paths, with an average on-chip loss of $\sim 35 \mathrm{~dB}$ and an average polarization-dependent loss of 3.2 dB where $75 \%$ of the measured paths exhibit a loss of less than 3 dB . The differential group delay is measured to be 1.7 ps . The performance can be further improved by optimizing the device design.


Index Terms-Optical switches, photonic integrated circuits, silicon photonics, optical fiber coupling, strictly-non-blocking switches.

## I. Introduction

ASTRICTLY nonblocking multiport optical switch will be a key enabler for handling a large amount of data flow in telecom and datacom applications with low electric power consumption [1]. The available technology platforms that can realize optical switches include 3D microelectronic mechanical systems [2], piezo-electric beam-steering [3], liquid crystal on

[^0]silicon [4], silica planar-light wave circuits (PLCs) [5], and silicon photonics [6]. Among them, silicon photonics is a suitable technology platform owing to its highly efficient and reliable switching (with a microsecond switching time) and dense integration and suitability for mass production, which make it costeffective. Moreover, some packaging technologies developed for electronic devices are available for large-scale silicon photonics switches with a high pin count. Previously, we reported a 32 (input ports) $\times 32$ (output ports) path-independent insertion loss (PILOSS) silicon switch exhibiting a low fiber-to-fiber insertion loss ( 10.8 dB avg.) owing to advanced design and fabrication for a low on-chip loss and an extremely high- $\Delta$ silica PLC connector for a low fiber-to-chip coupling loss [6]. Our next challenge is to eliminate the polarization sensitivity of the switch. Silicon-based waveguides have an inherently tight optical confinement, resulting in a high sensitivity to geometry and hence a strong polarization dependency. There are two schemes to achieve polarization insensitivity: polarization-diversity and polarization insensitive structures. We believe the polarization-diversity scheme is a more realistic option, because it is extremely challenging to make silicon photonic components polarization insensitive given the low fabrication tolerance [7]. In a polarization-diversity scheme, two identical switch matrices are generally required to handle two orthogonally polarized components. This becomes a problem, particularly for high-radix switches, such as $32 \times$ 32 ports, because the area and numbers of control pins and circuits required for the switch are twice those required for a single switch matrix. To avoid this problem, we proposed a novel "nonduplicate" polarization-diversity circuit based on the PILOSS topology [8]. The conventional PILOSS topology has $N$ idle ports on the input and output sides for an $N \times N$ switch. In the nonduplicate polarization-diversity PILOSS topology, the fully and bidirectionally used idle ports have two PILOSS switches synchronously operating for the orthogonally polarized components in a single switch matrix. We previously demonstrated a nonduplicate polarization-insensitive $8 \times 8$ switch [8]. However, this diversity scheme has one drawback: excessive intersections on a particular path ( $7 N-4$ intersections for an $N \times N$ switch) due to the embedded access waveguides in the switch matrix.


Fig. 1. Schematic of a SiN/Si double-layer platform. MZ: Mach Zehnder.


Fig. 2. Circuit diagram of the proposed polarization-diversity switch with a port count of $4 \times 4$. As an example, the path from input port 1 to output port $4^{\prime}$ is highlighted. PSR: polarization splitter-rotator. X and Y component indicate the originally TE and TM modes, respectively.

In this study, we overcome this drawback and extend the port count to $32 \times 32$ [9]. We fabricate access waveguides in an SiN overpass layer (Fig. 1) [10], thus significantly reducing the number of intersections to $3 N-2$, and demonstrate the polarization -insensitive operation of the fabricated nonduplicate polarization -diversity $32 \times 32$ switch. The switch consists of more than 7,600 components, making this the largest ever complementary-metal-oxide-semiconductor (CMOS) -based silicon photonic circuit on a single chip. The switch chip is designed and fabricated, and its polarization characteristics are evaluated.

## II. Switch Structure and Fabricated Device

To explain the structure and operation of the switch, a nonduplicate polarization-diversity $4 \times 4$ switch is depicted in Fig. 2. Each SiN overpass access waveguide connects one output port of each polarization splitter-rotator (PSR) with each corresponding right-side switch port with a fixed waveguide length. The PSR is based on adiabatic modal conversion and directional coupling [11]. The input transverse electric (TE)-like mode goes through the PSR without any changes. On the other hand, the input transverse magnetic (TM)-like mode is converted to a first higher-order TE mode with a tapered waveguide and is then coupled to the fundamental TE mode by directional coupling with an effective-index-matched waveguide. The PSR on the input port and the one on the output port are placed such that the input polarization is rotated by $90^{\circ}$ (i.e., the TE (TM)-polarized input light is converted to a $\mathrm{TM}(\mathrm{TE})$-polarized output light) to compensate for the polarization dependence of the edge couplers. A SiN/Si transfer coupler can exploit vertical directional coupling, which is described in Section III(A).

As an example, the path from port 1 to port $4^{\prime}$ is highlighted in Fig. 2. The input light to port 1 is separated into X and Y

(b)


Fig. 3. (a) Microscopic image of the fabricated switch chip. (b) Magnified image of the switch chip. The blue lines indicate the SiN access waveguides. (c) Switch chip inserted into a land-grid-array socket placed on a printed circuit board with control electronics.
components using the PSR, both of which are polarized to TE mode. The originally TE mode (X component) is first transferred to the SiN overpass waveguide by the $\mathrm{SiN} / \mathrm{Si}$ transfer coupler, propagates through the waveguide, and reaches the SiN/Si transfer coupler on the right side of the switch matrix. X component is then transferred from the SiN layer to the Si layer and propagates through the Si switch matrix. On the other hand, the originally TM mode (Y component) first propagates through the Si switch matrix and reaches the $\mathrm{SiN} / \mathrm{Si}$ transfer coupler. After getting transferred to the SiN layer, Y component propagates through the SiN overpass waveguide. X and Y component combine with another PSR on the output port $4^{\prime}$, in which $\mathrm{X}(\mathrm{Y})$ component is converted into a TM (TE) mode.

We fabricated the switch chip on a $300-\mathrm{mm}$ silicon-oninsulator (SOI) wafer using our CMOS pilot line equipped with an immersion ArF scanner. The SiN overpass layer was deposited by plasma-enhanced chemical vapor deposition. Figs. 3(a) and (b) show the fabricated chip. The switch matrix footprint is $22.5 \mathrm{~mm} \times 10 \mathrm{~mm}$. The switch chip was flip-chip bonded to a ceramic interposer, which converts $0.18-\mathrm{mm}$ pitch electrodes to a $0.5-\mathrm{mm}$ pitch land grid array (LGA). A 74-port, $127-\mu \mathrm{m}$ pitch, high- $\Delta$ optical fiber array was aligned with the inversely tapered edge couplers and fixed to the chip using a
refractive-index matched UV-cured glue. The assembled switch is inserted into an LGA socket placed on a control circuit board, as shown in Fig. 3(c). In this switch, it was difficult to clearly distinguish the two orthogonally polarized components inside the as-fabricated switch matrix and to set input polarizations for the TE and TM modes, thus preventing the automated element switch calibration from properly working. Therefore, we first aligned the input polarization to TM mode by monitoring the scattered light from the PSR with an IR camera, then manually calibrated the element switches. If the output ports of the PSR had in-line or tapped photodetectors, the input polarization could be set more properly, and we could better calibrate the element switches. Integration of photodetector is an ongoing effort.

The coupling loss between the high- $\Delta$ fibers and the edge couplers on the chip was estimated to be $\sim 10 \mathrm{~dB} /$ facet. As the inversely tapered edge couplers have polarization dependence, the edge couplers were designed such that the mode mismatch with the fiber mode is largely the same for the TE and TM modes (i.e., not the minimum for each mode). This made the coupling loss to be higher than that of single-polarization devices. Therefore, a polarization-independent edge coupler, such as a subwavelength structured edge coupler [12], was required to reduce the fiber-tochip coupling loss in the on-chip polarization-diversity scheme. Moreover, there were other factors causing some additional coupling loss, including a large variation in the high- $\Delta$ fiber positions in the large port count fiber array and the surface roughness of the diced facet.

## III. EXPERIMENTAL RESULTS AND DISCUSSION

## A. SiN Devices

We prepared some test devices to evaluate the transmission characteristics of the SiN intersection and the SiN/Si transfer coupler. The propagation loss of the SiN waveguide (width: $0.8 \mu \mathrm{~m}$, height: $0.4 \mu \mathrm{~m}$ ) at a wavelength of $1.55 \mu \mathrm{~m}$ was 4.3 $\mathrm{dB} / \mathrm{cm}$. The propagation loss is mainly due to the absorption peak at a wavelength of approximately $1.52 \mu \mathrm{~m}$; this peak is attributed to the vibrational modes of N-H bonding. Shifting the operating wavelength from the C band to the O or L bands is a realistic solution to significantly reduce the propagation loss.

Fig. 4(a) shows the structure of the SiN intersection. The intersection has a $3.5-\mu$ m-wide and $23-\mu \mathrm{m}$-long multimode interference structure, which is connected to the SiN waveguide with a $6-\mu \mathrm{m}$-long taper. Fig. 4(b) shows the measured transmission spectrum of the intersection. The intersection exhibits a very flat response over the C and L bands. The insertion loss of the intersection is 0.06 dB , as shown in Fig. 4(c). The loss can be reduced by employing an adiabatic structure [13].

Figs. 5(a) and (b) show the structure of the SiN/Si transfer coupler, which works as a vertical directional coupler. The SiN waveguide is slightly tapered to ensure the robustness of the coupling efficiency against waveguide width fluctuations. Fig. 5(c) shows the wavelength dependency of the transfer coupler, confirming that the 3-dB bandwidth covers the C and L bands. Fig. 5(d) shows the insertion loss of the transfer coupler at a wavelength of $1.55 \mu \mathrm{~m}$. We found that a single transfer (i.e., $\mathrm{Si} \rightarrow \mathrm{SiN} \rightarrow \mathrm{Si}$ ) causes a loss of 1.6 dB . We can reduce the


Fig. 4. (a) Schematic of SiN intersection. (b) Measured transmission spectrum. The vertical axis represents the transmission normalized with respect to output power of a reference SiN waveguide fabricated on the same chip. (c) Insertion loss of the test device at a wavelength of $1.55 \mu \mathrm{~m}$.
transfer loss by providing feedback to the SiN width from the resulted structural dimensions in this fabrication, i.e., the SiN width in design is modified to compensate the difference from the resulted structural dimensions. Therefore, we believe that the SiN/Si double-layer platform is enough to realize a well-isolated two optical layers with low transfer loss [14].

## B. Insertion Loss and Polarization Dependent Loss (PDL)

We evaluated the fiber-to-fiber insertion loss and the polarization dependent loss (PDL) of 32 sampled paths (1 (input)-1' (output), 2-2', 3-3', ..., 32-32'). These port settings were selected to avoid some interference between the scattered input light and the light propagating through the switch matrix. In fact, we observed nonnegligible output power fluctuations in the path having adjacent input and output ports. As the high fiber-to-chip coupling loss ( $10 \mathrm{~dB} /$ facet) is the cause of this interference, a better optical coupling method should allow all input and output connections.

Fig. 6 shows the experimental setup. A linearly polarized light from a tunable laser diode is sent to the switch chip after polarization alignment with a polarization controller. The input light propagates through the switch in the manner described in Section II. While adjusting the input polarization using the polarization controller, we measured the maximum and minimum output powers and determined the PDL from their difference.


Fig. 5. (a) Top view and (b) side view of SiN/Si transfer coupler. (c) Measured transmission spectrum after single transfer (i.e., $\mathrm{Si} \rightarrow \mathrm{SiN} \rightarrow \mathrm{Si}$ ). The vertical axis represents the transmission normalized with respect to output power of a reference Si waveguide on the identical chip. (d) Insertion loss of the test device at a wavelength of $1.55 \mu \mathrm{~m}$.


Fig. 6. Experimental setup for fiber-to-fiber insertion loss and polarization-dependent-loss measurements. PC: polarization controller. PSR: polarization splitter-rotator. Part E: originally TE mode. Part M: originally TM mode, which is converted to a TE mode on the chip.

Fig. 7 shows the measured fiber-to-fiber insertion loss of the sampled paths. The average and minimum on-chip losses are 35 and 27 dB , respectively. Table I summarizes the breakdown of the minimum insertion loss. A significant part of the insertion loss is due to the SiN overpass circuits; this loss, which, as discussed in subsection A, can be reduced by tuning the device design to the O or L bands. There is also some room to reduce the losses due to the SiN/Si transfer couplers and PSRs. Moreover,


Fig. 7. Measured fiber-to-fiber insertion losses of sampled paths (1 (input)-1' (output), $2-2^{\prime}, \ldots, 32-32^{\prime}$ ). $P_{\text {out, Max }}$ and $P_{\text {out, Min }}$ are the maximum and minimum output powers while adjusting the input polarization.

TABLE I
Minimum On-Chip Loss Breakdown

| Devices | Insertion Loss <br> $(\mathrm{dB})$ |
| :---: | :---: |
| Routing WG | 0.6 |
| (SSC to PSR) | 3 |
| Input PSR | 6.1 |
| Switch Matrix | 1.6 |
| SiN/Si Transfer | 8.5 |
| SiN WG | 3.8 (i.e., $0.06 \times 64$ ) |
| SiN Intersections | 0.6 |
| Output PSR |  |
| Routing WG |  |
| (PSR to SSC) |  |



Fig. 8. Measured polarization-dependent losses of sampled paths (1 (input)1'(output), 2-2', ..., 32-32').
if we could calibrate all switches adequately, the insertion loss would be improved.

Fig. 8 shows the obtained PDLs of the sampled paths. The average and minimum PDLs are 3.5 and 0.32 dB , respectively. We note that the loss in $75 \%$ of the measured paths falls below 3 dB . We suspect that two factors caused the variation in the PDL, including the significantly high PDL of path 20-20'. The first factor is the interference between the light propagating through the established paths and the leakages from the path of the oppositely polarized component in the switch matrix. The other factor is the inadequate polarization splitting and rotating in the PSRs. We believe that the negative effects from these factors can be decreased by optimizing the design of the device,


Fig. 9. Experimental setup for differential-group-delay evaluation with optical pulses. $\lambda_{\mathrm{c}}$ : center wavelength, $\Delta \lambda: 3-\mathrm{dB}$ spectrum width, $\Delta \tau$ : pulse width (FWHM), $f_{\mathrm{R}}$ : repetition frequency, VOA: variable optical attenuator, PC : polarization controller, EDFA: erbium doped fiber amplifier.


Fig. 10. Observed optical pulses at maximum ( $P_{\text {out, Max }}$ ) and minimum ( $P_{\text {out, Min }}$ ) output powers while adjusting the polarization of the input optical pulse.
fiber-to-chip coupling, and calibration algorithm of the element switches for leakage suppression.

## C. Differential Group Delay (DGD)

We measured the differential group delay (DGD) by comparing the delay times of the optical pulses at the input polarization states with the maximum and minimum output powers. Fig. 9 shows the experimental setup. The optical pulses from a mode-locked laser are adjusted in terms of the power and polarization and then sent to the switch. In the switch, the lowest PDL path ( $23 \rightarrow 23^{\prime}$ ) was established. The output pulses were amplified using an erbium-doped fiber amplifier and then filtered at the center wavelength of the optical pulses. The filtered pulses were observed using an optical sampling oscilloscope (Agilent, 86100A, 86109B). Fig. 10 shows the observed pulses. The DGD was 1.7 ps . This value is low enough for signal transmission, such as 50 Gbaud. As the nominal optical path lengths of the two polarizations are equal in design, we infer that the residual DGD is caused by slight fluctuations of fabricated waveguide width. The path lengths of all the paths in the switch matrix are the same owing to the PILOSS topology. Therefore, we expect a similarly low DGD for all the paths.

## D. Crosstalk

We characterized the crosstalk in one of the worst crosstalk switch states, as shown in Fig. 11. Path 30-31' is one of the worst paths having 29, 30, and 64 time crossings in the MZ switches, Si intersections, and SiN intersections, respectively. The crosstalk was defined as the transmitted power from path 30-31' divided by the sum of leakages from the other paths to the port 31 '. Fig. 12 shows the measured output power from path $30-31^{\prime}$ and the leakages from the other paths to port 31 '. The crosstalk is


Fig. 11. One of the worst-case crosstalk switch states. The path from port 30 to port 31 ' is one of the worst paths with 29,30 , and 64 time crossings with other paths in the Mach-Zehnder switches, Si intersections, and SiN intersections, respectively.


Fig. 12. Measured output powers from the established path and leakages from other paths to port $31^{\prime}:$ (a) Maximum and (b) minimum output cases while adjusting input polarization.
-8.8 dB in the maximum output case and -3.7 dB in the minimum output case. In this switch, we calibrated a limited number of element switches because of the interference effect and/or inadequate performance of the PSR. If all the element switches can be calibrated correctly, the crosstalk can be reduced.

## IV. Conclusion

We fabricated a nonduplicate polarization-diversity $32 \times 32$ switch based on the $\mathrm{SiN} / \mathrm{Si}$ double-layer platform. The fabricated switch exhibited a PDL of less than 3 dB for $75 \%$ of the measured paths and a DGD of 1.7 ps . These results confirm the feasibility of the polarization-insensitive operation of the nonduplicate polarization-diversity switch. The performance of the switch can be further improved by optimizing the structural parameters.

## REFERENCES

[1] S. Namiki et al., "Ultrahigh-definition video transmission and extremely green optical networks for future," IEEE J. Sel. Top. Quantum Electron., vol. 17, no. 2, pp. 446-457, Mar.-Apr. 2011.
[2] L. Liu, S. Yuan, and D. Ramsthaler, "Investigation of dynamic optical crosstalk performance of a large-scale 3D MEMS optical circuit switch," in Proc. Opt. Fiber Commun. Conf., Anaheim, CA, USA, 2016, Paper M3I.2.
[3] H. C. H. Mulvad et al., "Beam-steering all-optical switch for multi-core fibers," in Proc. Opt. Fiber Commun. Conf., Los Angeles, CA, USA, 2017, Paper Tu2C.4.
[4] H. Chen, N. K. Fontaine, R. Ryf, and D. T. Neilson, "LCoS-based photonic crossconnect," in Proc. Opt. Fiber Commun. Conf., 2019, San Diego, CA, USA, Paper Th1E. 6.
[5] S. Sohma, T. Watanabe, N. Ooba, M. Itoh, T. Shibata, and H. Takahashi, "Silica-based PLC type $32 \times 32$ optical matrix switch," in Proc. Eur. Conf. Opt. Commun., Cannes, France, 2006, Paper Tu.4.4.3.
[6] K. Suzuki et al., "Low-insertion-loss and power-efficient $32 \times 32$ silicon photonics switch with extremely high- $\Delta$ silica PLC connector," J. Lightw. Technol., vol. 37, no. 1, pp. 116-122, Jan. 2019.
[7] S. Han, T. J. Seok, K. Yu, N. Quack, R. S. Muller, and M. C. Wu, "50 $\times 50$ polarization-insensitive silicon photonic MEMS switches: Design and experiment," in Proc. Eur. Conf. Exhib. Opt. Commun., Düsseldorf, Germany 2016, Paper Th.3.A.5.
[8] K. Tanizawa, K. Suzuki, K. Ikeda, S. Namiki, and H. Kawashima, "Non-duplicate polarization-diversity $8 \times 8$ Si-wire PILOSS switch integrated with polarization splitter-rotators," Opt. Express, vol. 25, no. 10, pp. 10885-10892, 2017.
[9] K. Suzuki et al., "Polarization-diversity $32 \times 32$ Si photonics switch with non-duplicate diversity circuit in double-layer platform," in Proc. Opt. Fiber Commun. Conf., San Diego, CA, USA, 2019, Paper Th1E.2.
[10] K. Suzuki et al., "Ultralow-crosstalk and broadband multi-port optical switch using SiN/Si double-layer platform," in Proc. Opto-Electronics Commun. Conf. Photon. Global Conf., Singapore, 2017, Paper PDP-3.
[11] D. Dai and J. E. Bowers, "Novel concept for ultracompact polarization splitter-rotator based on silicon nanowires," Opt. Express, vol. 19, no. 11, pp. 10940-10949, 2011.
[12] P. Cheben et al., "Broadband polarization independent nanophotonic coupler for silicon waveguides with ultra-high efficiency," Opt. Express, vol. 23, no. 17, pp. 22553-22563, 2015.
[13] Y. Ma et al., "Ultralow loss single layer submicron silicon waveguide crossing for SOI optical interconnect," Opt Express, vol. 21, no. 24, pp. 29374-29382, 2013.
[14] R. Konoike et al., "SiN/Si double-layer platform for ultralowcrosstalk multiport optical switches," Opt. Express, vol. 27, no. 15, pp. 21130-21141, 2019.

Keijiro Suzuki received the B.E. and M.E. degrees from the Department of Electrical and Electronic Engineering, Shizuoka University, Hamamatsu, Japan, in 2004 and 2006, respectively. After spending 2 years at Sumitomo Osaka Cement Co., Ltd., he joined the Department of Electrical and Computer Engineering, Yokohama National University (YNU), Yokohama, Japan, in 2008 and was the recipient of the Research Fellowship for Young Scientists from JSPS, Tokyo, Japan. He received the Ph.D. degree from YNU in 2011. After working for 1 year at YNU as a Postdoctoral Fellow, he joined the National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan, in 2012. Dr. Suzuki is a member of OSA, the IEEE Photonics Society, the IEICE, and the JSAP. His research interests include photonic integrated circuits, nanophotonics, and nonlinear optics.

Ryotaro Konoike received the M.S. and Ph.D. degrees from the Department of Electronic Science and Engineering, Kyoto University, Japan, in 2014 and 2017, respectively. At Kyoto University, he studied the integration of manipulation of photons on a photonic crystal chip containing multiple coupled nanocavities.

He is currently a Researcher with the National Institute of Advanced Industrial Science and Technology (AIST), Japan. His research interests include optical switches and integrated silicon optical circuits.

Nobuyuki Yokoyama, biography not available at the time of publication.

Miyoshi Seki, biography not available at the time of publication.

Minoru Ohtsuka, biography not available at the time of publication.

Shigeru Saitoh, biography not available at the time of publication.

Satoshi Suda was born in Kobe, Japan, in 1979. He received the B.S., M.S., and Ph.D. degrees in science and engineering from the Tokyo Institute of Technology, Yokohama, Japan, in 2003, 2004, and 2008, respectively. His Ph.D. work involved optical nonlinear devices based on a vertical cavity surface emitting laser in telecommunication wavelength. He joined the National Institute of Advanced Industrial Science and Technology, Tsukuba, Japan, in 2008, where he has been involved in the research on silicon photonics circuits.

Hiroyuki Matsuura received the B.S. and M.S. degrees in electrical engineering from the Tokyo Institute of Technology, Tokyo, Japan, in 1978 and 1980, respectively.

In 1980, he joined Yokogawa Electric Corporation, Tokyo, Japan, where he was involved in the research on medical imaging apparatuses, high-frequency circuits, and measuring instruments. From 1990 to 1992, he was a Visiting Scholar at Stanford University, Stanford, CA, USA. From 1992 to 2011, he was involved in the technology development of high-speed, high-frequency circuits with compound semiconductors and business development for optical communication modules in Yokogawa Electric Corporation. Since 2011, he has been a Senior Researcher in the National Institute of Advanced Industrial Science and Technology, Tsukuba, Japan and involved in the development of control circuits and units for next-generation optical communication devices and systems.

In 2017, he established HikariPath Communications Co., Ltd., which provides low-latency, high-resolution, and bi-directional video transmission services using optical technologies.

Mr. Matsuura is a member of the Institute of Electronics, Information and Communication Engineers (ICICE). He was a recipient of the 1988 Society of Instrument Control Engineers (SICE) Best Paper Award.

Koji Yamada received the B.E., M.E., and Ph.D. degrees in nuclear engineering from Kyushu University, Japan, in 1986, 1988, and 2003, respectively. Currently, he is leading the Silicon Photonics Group in National Institute of Advanced Industrial Science and Technology (AIST), Japan. From 1988 to 2015, he was involved in studies on accelerator physics/engineering for synchrotron light sources and silicon-based photonic platforms in NTT laboratories, Kanagawa, Japan. Since joining AIST in 2015, he has been studying silicon-based photonic platforms. Dr. Yamada is a member of the Institute of Electronics, Information and Communication Engineers (IEICE) and the Japan Society of Applied Physics.

Shu Namiki (F'17) received the M.S. and DrSci degrees in applied physics from Waseda University, Tokyo, Japan, in 1988 and 1998, respectively. From 1988 to 2005, he was with Furukawa Electric Co., Ltd., Tokyo, Japan, where he developed award-winning high-power pump lasers and patented multiwavelength pumped-fiber Raman amplifiers. From 1994 to 1997, he was a Visiting Scientist at the Massachusetts Institute of Technology, Cambridge, where he was involved with mode-locked fiber lasers and ultra-short pulses in fibers. In 2005, he joined the National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan, where he has served as Chair of Executive Committee of a 10-year national project, called "Vertically Integrated Center for Technologies of Optical Routing toward Ideal Energy Savings (VICTORIES)" in collaboration with ten telecom-related companies, and is currently the Deputy Director of Electronics and Photonics Research Institute. He has authored or coauthored more than 500 conference presentations, papers, book chapters, articles, and patents. His current research interests include software defined dynamic optical path networking and their enabling devices such as nonlinear fiber-optics and silicon photonics. He was an Associate Editor and Advisory Editor of the journal Optics Express and the Co-Editor-in-Chief of IEICE Transactions on Communications. He was on the technical committee for OFC, ECOC, CLEO, OECC, and OAA and served as Program Co-Chair of OFC 2015 and General Co-Chair of OFC 2017.

Dr. Namiki is a Fellow of the Optical Society of America. He is a member of the Institute of Electronics, Information, and Communication Engineers, and the Japan Society of Applied Physics.

Hitoshi Kawashima received the Ph.D. degree in chemistry from Kyoto University, Kyoto, Japan, in 1993. He was a Postdoctoral Fellow at MIT from 1993 to 1995 , where he worked on pulse-shaping technology for femtosecond optical pulses. In 1995, he joined the Electrotechnical Laboratory, MITI, Japan. In 2001, the Electrotechnical Laboratory and other 14 national research laboratories were reorganized and renamed as the National Institute of Advanced Industrial Science and Technology (AIST). Since 2008, he has been involved with silicon photonics and its applications to circuit switches. His research interests include integrated optics, nonlinear optics, and diagnostic techniques with ultrashort optical pulses. Dr. Kawashima is a member of OSA, IEICE, and Japan Society of Applied Physics.

Kazuhiro Ikeda received the B.E. and M.E. degrees in precision science from Osaka University, Suita, Japan, in 1998 and 2000, respectively, and the Ph.D. degree in electrical engineering (photonics) from the University of California, San Diego (UCSD), La Jolla, USA, in 2008. His doctoral thesis was on nonlinear optical responses in silicon nitride and amorphous silicon and developed sidewall corrugated waveguide devices, all for silicon photonics applications. From 2000 to 2004, he worked for the Furukawa Electric Co., Ltd., Tokyo, Japan, on polarization controllers and polarization mode dispersion compensators for optical fiber communications. In 2009, he joined the Graduate School of Materials Science, Nara Institute of Science and Technology (NAIST), Ikoma, Japan, as an Assistant Professor, where he studied opto-spintronics and plasmonic microresonators for semiconductor lasers. Since 2014, he has been a Research Group Leader with the National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan. Dr. Ikeda is a senior member of the OSA and a member of the IEICE, JSAP, and IEEE Photonics Society. His research interests include silicon photonic integrated circuits and hybrid nanophotonics on silicon.


[^0]:    Manuscript received May 30, 2019; revised July 25, 2019; accepted August 7, 2019. Date of publication August 12, 2019; date of current version January 23, 2020. This work was supported in part by the Project for Developing Innovation Systems of MEXT, Japan, and in part by CREST, JST (JPMJCR15N6). The device fabrication was supported by TIA Super Clean Room of the National Institute of Advanced Industrial Science and Technology (AIST). (Corresponding author: Keijiro Suzuki.)

    The authors are with the AIST, Tsukuba, Ibaraki 305-8569, Japan (email: k.suzuki@aist.go.jp; r.konoike@aist.go.jp; nobuyuki-yokoyama@aist. go.jp; seki.miyoshi@aist.go.jp; ohtsuka.minoru@aist.go.jp; shigeru.saitou@ aist.go.jp; s-suda@aist.go.jp; hiroyuki.matsuura@aist.go.jp; yamada.koji@ aist.go.jp; shu.namiki@aist.go.jp; kawashima-h@aist.go.jp; kaz.ikeda@aist. go.jp).

    Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

    Digital Object Identifier 10.1109/JLT.2019.2934763

