# Nonlinear switched-current CMOS IC for random signal generation 

M. Degaldo-Restituto, F. Medeiro, and A. RodríguezVázquez

Indexing terms: Switched-current circuits, Oscillators, Chaos signal generators

A nonlinear switched-current circuit is presented that implements a chaotic algorithm for the generation of broadband, white analogue noise. The circuit has been fabricated in a double-metal, single-poly $1.6 \mu \mathrm{~m}$ CMOS technology and uses a novel, highly accurate CMOS circuit strategy to realise piecewise-linear characteristics in the current-mode domain. Measurements from the silicon prototype show a flat spectrum from DC to $-30 \%$ of the clock frequency, for a clock frequency of 500 kHz .

Introduction: During the last few years, the study of chaotic behaviour displayed by nonlinear deterministic systems has attracted an extraordinary amount of research attention in many different scientific and technologic disciplines. Today, there is renewed engineering interest in the topic, based on the expectations created by advanced signal processing [1] and computation paradigms [2] that operate in the context of chaos. In particular, deterministic chaos provides excellent algorithms for designing improved electronic random signal generators for white [3] and coloured [4] analogue noise, and for random number time series [5]. It is based on the extreme sensitivity of chaotic equations to initial conditions, that render their solutions (consequently, the waveforms provided by electronic circuits that implement these equations) stochastic-like [6].

Few of the previously reported chaotic circuits are realisable in monolithic form. To the best of our knowledge, the only monolithic chaos-based noise generator reported in the literature realises a piecewise-linear (PWL) discrete-time system employing switchedcapacitor (SC) circuit techniques [3] which are very well suited to double-poly technologies. The circuit proposed in this Letter uses switched-current (SI) techniques for compatibility with standard, single-poly VLSI technologies. Measurements from a silicon prototype show faster operation than for the previously reported SC circuit [3], with much less silicon area occupation. Also, the proposed circuit is much simpler than digital noise generator structures composed of feedback shift register and lowpass filters, and provides fully aperiodic waveforms.


Fig. 1 Analogue computer concept for noise generation algorithm, and nonlinear function characteristic
a Analogue computer
$b$ Nonlinear function characteristic

Noise generation algorithm and circuit concept: Fig. 1 a shows a block diagram of the proposed circuit, consisting of a PWL function transformation, shown in Fig. $1 b$, whose output is fed back to the input through a delay block with scaling parameter $B$. Thus, the following PWL discrete-time system is implemented:

$$
x_{n+1}=\left\{\begin{array}{ll}
B x_{n}+A & x_{n}<0  \tag{1}\\
B x_{n}-A & x_{n}>0
\end{array} \quad n=0,1,2, \ldots\right.
$$

where $X_{n}$ denotes the value of $x$ at the $n$th discrete time instance. We may consider eqn. 1 as a signal generator, providing a sequence $\left\{x_{n}\right\}$ for a given initial value $x_{0}$. Parameter $B$ determines the dynamic properties of the generated signal (also called orbit or trajectory), while parameter $A$ acts only as a scale factor. For $1 \leq$ $B \leq 2$, all steady-state orbits starting within interval $J=[-A, A]$, are aperiodic and remain confined inside $J$, the system is in the
chaotic regime. In this regime, slight differences in the initial conditions are greatly amplified in a few iterations: the system has a sensitive dependence on initial conditions [6]. Also, for $B>\sqrt{ }(2)$, and with the exception of a countable set of periodic points, any arbitrarily small subinterval inside $J$ is reached regardless of the initial point: the map is ergodic in the range $B \in[\sqrt{ }(2,2)]$. Actually, for $B$ near 2 , the distribution of iterates is very uniform, allowing map exploitation for improved random number and white noise generators.


Fig. 2 Scaled delay block and schematic diagram for realisation of $P W L$ characteristic
a Delay block
b Schematic diagram
Consider implementation of eqn. 1 in the current-mode domain, according to the concept of Fig. 1a. The scaled delay operation can be realised as a cascade of two track-and-hold switched-current stages, following the proposal by Hughes et al. [7]. Fig. $2 a$ shows schematic diagrams for this block; parameter $B$ is set by adjusting the geometry factors and bias current of the second track-and-hold stage. Fig. $2 b$, which consists of two current sources (realised in practice by current mirror output branches), four transistors and two digital inverters, shows a conceptual schematic diagram for the realisation of the PWL characteristics of Fig. 1b. Transistors $M_{C S n}$ and $M_{C S p}$ in Fig. $2 b$ operate as a current-controlled-current-switch, and transistors $M_{V s_{n}}$ and $M_{V S p}$ operate as voltage-controlled current switches. Any positive input current increases the input voltage, turning the $M_{C S_{p}}$ device on, and since both devices in the current switch have the same gate voltage, $M_{C S n}$ off. Simultaneously, the voltage at the second inverter output evolves to the high logic state, turning $M_{V S n}$ on and $M_{V S p}$ off. Thus, a current $i_{i n}-A$ (obtained by KCL at node $N_{1}$ ) is directed to the output node through transistor $M_{V S n}$; the right-hand section of Fig. $1 b$ is implemented in this manner. Similarly, negative input currents turn $M_{\mathrm{CS},}$ and $M_{V S p}$ on, so that a current $i_{i n}+A$ circulates through $M_{V s p}$ to the output node. Because current discrimination in the proposed circuit relies on the integration function performed at the input node, resolution is very high, and not influenced by transistor mismatches. Also, the feedback created by inverter $I N_{1}$ yields significant reduction of the dead zone exhibited by the driving point characteristics measured at the input node, that is proportional to $\left(V_{T n}+\left|V_{T p}\right|\right) / K$, where $V_{T_{n}}$ and $V_{T_{p}}$ are the threshold voltages for the transistors and $K$ is the inverter DC gain. This is an appealing feature that enables reduction of interstage loading errors caused by finite equivalent MOS transistors Early voltages.

CMOS prototype and experimental results: A prototype of the proposed circuit has been fabricated in a $1.6 \mu \mathrm{~m}$ CMOS doublemetal single-poly $n$-well technology. In this prototype, the output transistor of the second track-and-hold stage is a binary-weighted transistor array, thus allowing digital control of parameter $B$. Also, some extra miscellaneous circuitry has been added to enable testing of the output current and the possibility to either open or close the feedback loop. Bias current $I_{Q}$ for the delay stages was set to $50 \mu \mathrm{~A}$ with $A=20 \mu \mathrm{~A}$. Slopes of the characteristic, which correspond to the $B$ parameter in eqn. 1 , were set to a value slightly less than 2 , to avoid divergent orbits that may arise as a consequence of non-ideal effects, such as clock feedthrough. Total area occupation, including miscellaneous circuitry, amounts to $0.096 \mathrm{~mm}^{2}$.
The characteristics of Fig. 3 have been measured in the open loop configuration. Fig. $3 a$ ranges from -20 to $20 \mu \mathrm{~A}$ and shows the actual global PWL current transfer characteristics displayed by the prototype. Measured deviation from linearity in this range is less than $0.2 \%$. Fig. $3 b$ shows a detail of the global characteristics,


Fig. 3 Measured characteristic of nonlinear block, and detail of discrimination function
$a$ Nonlinear block characteristic
$b$ Discrimination function
where the input current changes from -21 to 21 pA . It is intended to illustrate resolution achieved in the current discrimination which amounts to few picoamps.


Fig. 4 Measured current waveform and power density spectrum
$a$ Current waveform
$b$ Power density spectrum
Fig. 4 illustrates the closed loop operation of the prototype for a clock frequency of 500 kHz . Fig. $4 a$ shows the measured current waveform, and Fig. $4 b$ its associated power density spectrum. The waveform of Fig. $4 a$ shows that apparently coincident values of $i_{n}$ result in quite different values after few iterations, thereby confirming the expected unpredictable feature. Regarding Fig. $4 b$, detailed measurements show a very flat spectrum from DC up to $\sim 30 \%$ of the clock frequency (deviation was less than 1 dB ).

It is useful to compare the performance of this circuit with that of the SC circuit reported previously for the same function [3]. Area occupation of the SI prototype is about one order of magnitude smaller than for the SC prototype. Also, for half the power consumption, the speed of the SI prototype is about three times greater than that obtained from the SC prototype.

Ideas in the Letter are directly extensible to the design of chaotic neural circuits, because signal aggregation is easily achieved in current-mode, by simply rooting component currents to a common node. In particular, the Bernoulli circuit can be extended in this way to implement the chaotic neuron model proposed in [2], which models experimentally observed patterns of squid giant axons. Also, the circuit strategy used to implement the nonlinear function can be extended to support a systematic approach to high-accuracy function generation in the current domain. Such extensions will be reported in separate papers.
© IEE 1993
1 September 1993
Electronics Letters Online No: 19931429
M. Degaldo-Restituto, F. Medeiro and A. Rodríguez-Vázquez (Centro Nacional de Microelectrónica-Universidad de Sevilla, Edificio CICA, C) Nacional de Microelectronica-Uni
Tarfia s/n, 4lo12-Sevilla, Spain)

## References

1 OPPENHEIM, A.V., WORNELL. G.W., ISABELLE.S.H., and CUOMO. K.M.: 'Signal processing in the context of chaotic signals'. Proc. 1992 Int. Conf. on Acoustics, Speech and Signal Processing IV, 1992, pp. 117-120
2 AIHARA. K., TAKABE. T., and toyoda. m.: 'Chaotic neural networks', Phys. Lett. A, 1990, 144, pp. 333-340
3 RODRIGUEZ-VAZQUEZ, A., and DELGADO-RESTITUTO, M.: 'Switched capacitor broadband noise generator for CMOS VLSI', Electron. Lett., 1991, 27, pp. 1913-1915
4 murch. ar., and bates, r.h.t.: 'Colored noise generation through deterministic chaos', IEEE Trans., 1990, CAS-37, pp. 608-613
5 BERNSTEIN, G.M, and LIEBERMAN, M.A.: 'Secure random number generation using chatic circuits', IEEE Trans., 1990, CAS-37, pp. 1157-1164

6 DEVANEY, R.L.: 'An mtroduction to chaotic dynamical systems' (Benjamin/Cummings, 1986)
7 HUGHES, J.B., MACBETH, I.C., and PATtULLO, D.M.: 'Switched current filters', IEE Proc. G, 1990, 137, (2), pp. 156-162

## Settling time reduction technique for high speed DACs

O. Kim, G. Kim and W. Kim

Indexing terms: Digital to analogue conversion, Integrated circuits
The ringing mechanism of the high impedance output node was analysed. To reduce this ringing, a new compensation circuit was developed and implemented in a standard CMOS process. This circuit can be programmed to cover a range of parameters. It is effective in minimising the settling time of a DAC.

Introduction: There is an ever-increasing need for monolithic digital to analogue convertors (DACs) that have a resolution range of $8-10$ bits. The segmentation architecture with current output [I] is widely used to obtain both high speed and high resolution using a standard CMOS technology.

In this architecture, the output impedance needs to be high to obtain good linearity. This high output impedance coupled with the inductance of the packaging produces parasitic poles in the transfer function. These poles lead to ringing at the output node and an increase in the settling time.

The ringing mechanism was analysed and a new output compensation circuit was developed. This circuit effectively eliminates the ringing at the output node.


Fig. 1 Equivalent circuit of DAC output section

Modelling of output pad: Fig. 1 a shows the equivalent circuit of a DAC output section. Node $i$ is the internal node of the device. Node $o$ is the external node like that on the printed circuit board. $R_{t}$ is the output resistance of the device. $C_{I}$ is the equivalent capacitance associated with node $i$ which includes the parasitic capacitance of the current switch output, metal layout and bonding pad. $L_{p}$ is the parasitic inductance between node $i$ and $o$ [2]. It comprises the parasitic inductance of a bonding wire and the lead frame of the package. $C_{L}$ is the parasitic capacitance at node $o$, and $R_{L}$ is the termination resistor. The effective value of $R_{L}$ is $37.5 \Omega$ when the output node is doubly terminated with $75 \Omega$.

Ideally, $R_{l}$ is $\infty, C_{I}$ and $L_{P}$ are 0 . The step response at node $o$ is given by

$$
\begin{equation*}
V_{o}=I R_{L}\left(1-e^{-\frac{t}{T}}\right) \tag{1}
\end{equation*}
$$

where $T=R_{L} C_{L}$. From this, the worst case settling time to within $1 / 2 L S B$ of the target value is given by

$$
\begin{equation*}
T_{s e t t}=(n+1) T \ln 2 \tag{2}
\end{equation*}
$$

where $n$ is the resolution of the device
If $C_{I}$ and $L_{p}$ are included, the transfer impedance $Z(s)$ becomes

$$
\begin{aligned}
Z(s)= & \frac{V_{o u t}(s)}{I(s)} \\
= & \frac{R_{I} R_{L}}{R_{I}+\bar{R}_{L}+\left(L_{P}+R_{I} R_{L} C_{I}+R_{I} R_{L} C_{L}\right) s} \\
& \quad+L_{P}\left(R_{I} C_{I}+R_{L} C_{L}\right) s^{2}+L_{P} R_{I} R_{L} C_{I} C_{L} s^{3}
\end{aligned}
$$

If $R_{I} \gg R_{L}$ and $C_{I} \gg C_{L}$,

$$
\begin{equation*}
Z(s) \simeq \frac{R_{L}}{\left(1+R_{L} C_{L} s\right)\left(1+L_{P} C_{I} s^{2}\right)} \tag{5}
\end{equation*}
$$

The poles are

