# Novel High Step-Up DC-DC Converter with Coupled-Inductor and Switched-Capacitor Techniques

Yi-Ping Hsieh, Jiann-Fuh Chen, Tsorng-Juu Liang, and Lung-Sheng Yang Department of Electrical Engineering, National Cheng Kung University, Taiwan

Abstract –A novel high step-up DC-DC converter with coupled-inductor and switched-capacitor techniques is proposed in this paper. The capacitors are charged in parallel and are discharged in series by the coupled inductor, stacking on the output capacitor. Thus, the proposed converter can achieve high step-up voltage gain with appropriate duty ratio. Besides, the voltage spike on the main switch can be clamped. Therefore, low ON-state resistance  $R_{DS(ON)}$  of the main switch can be adopted to reduce the conduction loss. The efficiency can be improved. The operating principle and steady-state analyses are discussed in detail. Finally, a prototype circuit with 24-V input voltage, 400-V output voltage, and 200-W output power is implemented in the laboratory. Experiment results confirm the analysis and advantages of the proposed converter.

*Index Terms* – High step-up voltage gain, coupled-inductor, switched capacitor

### I. INTRODUCTION

Renewable energy systems are more and more widely used to provide electric energy. However, the fuel cells, photovoltaic arrays source are low-voltage source, needing step-up DC-DC converter as the front-stage to boost low voltage to high voltage for inverter to feed AC utility. Although the PV solar cell can connect in series to get high voltage for grid-connected, the voltage might effect by shadow effect. Also, the broken of one of the PV array leads to shut down the system. By using the high step-up converters, modules can worked independently to generated power as microgrid and avoid the effect [1]-[3]. Theoretically, Boost and buck-boost converters can provide high step-up voltage gain with extremely high duty ratio. In practice, the voltage gain is limited by the effect of power switch, rectifier diode, and equivalent series resistance (ESR) of inductor and capacitor. Also, the extreme high duty-ratio operation may result in serious reverse-recovery problem, low efficiency and the electromagnetic interference (EMI) problem [4].

Copyright (c) 2009 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending a request to pubs-permissions@ieee.org

This work made use of Shared Facilities supported by the Research Center of Ocean Environment and Technology, and Ocean Energy Research Center

Yi-Ping Hsieh is with Department of Electrical Engineering, National Cheng Kung University (NCKU), Tainan City, Taiwan, R.O.C. (e-mail: kyo124718@yahoo.com.tw).

L.-S. Yang is with the Department of Electrical Engineering, Far East University, Tainan, Taiwan. (e-mail: yanglungsheng@yahoo.com.tw).

Generally speaking, high step-up converter is used for these applications which required to have high voltage gain, and high efficiency [5], [6]. To achieve high step-up voltage gain, many converters have been proposed. The means on the literature can be discussed in two sections: capacitor means and magnetic means.

Capacitor means include cascade technique, switchedcapacitor technique and voltage-lift technique. Two cascade boost converter can achieve high step-up voltage gain but it has energy-two-processing structure [7]. Thus, the efficiency is low and needs two switches. The voltage-lift technique and switched-capacitor can achieve high step-up voltage gain [8]-[12]. However, the main switch suffers high transient current, the conduction loss is increased.

Magnetic means include coupled-inductor technique. The switched coupled-inductor technique is proposed. The converters can achieve high step-up voltage gain by adjusting the turns ratio of coupled inductor [13]. Although the leakage energy can send to the output directly, the voltage stress of switch is equal to output voltage. It is difficult to chose low  $R_{\rm ds(on)}$  switch. Thus, the converter is proposed [14]. The third winding is added and the voltage stress of main switch is reduced. Low  $R_{ds(on)}$  switch can be chose to reduce conduction loss. The switched coupled-inductor technique is a very good method to achieve high step-up voltage gain. This technique can apply in many converters and achieve a good performance [15]. However, once the voltage of secondary-side is build, the current-flowing path of leakage inductor is cut. If the energy of leakage inductor cannot release to output totally, some energy may dissipation on switch. The passive clamp circuit for coupled inductor converter is proposed which can recycle the energy of leakage inductor totally [16]. Also, the converters using a coupled inductor with an active clamp circuit have been proposed, but the cost increases due to the extra power switch and high-side driver [17], [18]. An integrated boostflyback converter is proposed. The coupled-inductor is used as a transformer in flyback converter and the converter uses output-voltage stacking to achieve high step-up voltage gain. Besides, the energy of leakage inductor is recycled into the output capacitor directly. Thus, the voltage spike of the main switch is limited. [19], [20]. To have large high step-up voltage gain, some converters have been proposed which use the coupled-inductor as a transformer in flyback and forward converter. The utilization of core is added [21]-[23]. Additionally, many converters using three-output-voltage

stacking to increase voltage gain are proposed [24]-[26]. The boost-sepic converter with the coupled-inductor and output stacking techniques has been proposed [27]. The high step-up boost converter uses multiple coupled-inductor of output stacking is proposed [28], [29]. To increase the voltage gain, the converters add the number of turns ratio and extra additional winding stages. The complexity is added.

This paper proposes a novel high step-up voltage gain converter. The proposed converter uses the coupled-inductor and switched-capacitor techniques. The coupled inductor is operated as transformer in flyback and forward converters. Thus, the capacitors on the output-stacking are charged in parallel and are discharged in series to achieve high step-up gain. Also, the voltage spike of the main switch is limited and voltage stress can be adjusted by the turns ratio of the coupledinductor. Therefore, low ON-state resistance  $R_{DS(ON)}$  of the main switch can be adopted to reduce the conduction loss.

# II. OPERATING PRINCIPLE OF THE PROPOSED CONVERTER

Fig. 1 shows the circuit topology of the proposed converter. The equivalent circuit model of the coupled inductor includes the magnetizing inductor  $L_m$ , leakage inductor  $L_k$  and an ideal transformer. This converter consists of one power switch, six diodes and six capacitors. The leakage-inductor energy of the coupled inductor is recycled to the capacitor  $C_1$ , and thus the voltage across the switch S can be clamped. Also, the voltages across the capacitors  $C_2$ ,  $C_3$ ,  $C_4$  and  $C_5$  can be adjusted by the turns ratio of the coupled inductor. The voltage level of the switch is reduced significantly and low conducting resistance  $R_{ds(on)}$  of the switch can be used. Thus, the efficiency of the proposed converter can be increased and high step-up voltage gain can be achieved.

When switch S is turned on, DC source  $V_{in}$  charges leakage inductor  $L_k$ , magnetic inductor  $L_m$  and the coupled inductor induced voltage  $V_{L2}$  on the secondary-side. Voltages  $V_{L2}$  and  $V_{c4}$  connected in series to charge capacitor  $C_5$ . Meanwhile, Voltages  $V_{L2}$  and  $V_{c3}$  connected in series to charge capacitor  $C_2$ . Thus, two capacitors  $C_2$  and  $C_5$  are charge in parallel. When switch S is turned off, the energy of leakage inductor  $L_k$  is released to output capacitor  $C_1$  directly and magnetic energy of  $L_{\rm m}$  released by the coupled inductor. The induced voltage  $V_{1,2}$  on the secondary-side of coupled inductor charges capacitors  $C_3$  and  $C_4$  in parallel. Also, voltages  $V_{L2}$ ,  $V_{c2}$ and  $V_{c5}$  are connected in series to charge output capacitor  $C_6$ . The output voltage is stacked by capacitors  $C_1$  and  $C_6$ . The high step-up voltage gain is achieved. The energy of leakage inductor is sent to output. The voltage stress of main switch is clamped.

To simplify the circuit analysis, the following conditions are assumed:

- 1) Capacitors  $C_1$ - $C_6$  are large enough. Thus,  $V_{c1}$ - $V_{c6}$  are considered as constant in one switching period.
- The power devices are ideal, but the parasitic capacitor of the power switch is considered.
- 3) The coupling-coefficient of the coupled-inductor k is equal to  $L_m/(L_m+L_k)$  and the turns ratio of the coupled-inductor n is equal to  $N_s/N_p$ .

The proposed converter operating in continuous conduction mode (CCM) and discontinuous conduction mode (DCM) are analyzed as follows.



Fig. 1 Circuit configuration of the proposed converter

## (A) CCM Operation

Based on the above assumptions, fig. 2 illustrates the typical waveforms and fig. 3 shows the topological stages of the proposed converter. The operating modes are described as follows:

- 1) Mode I  $[t_0, t_1]$ : During this time interval, *S* is turned on. Diodes  $D_1, D_2$ , and  $D_5$  are turned off, and  $D_3, D_4$  and  $D_6$  are turned on. The current-flow path is shown in fig. 3(a). The voltage of primary-side is  $V_{in} = v_{Lk} + V_{L1}$ . Thus, leakage inductor  $L_k$  and magnetic inductor  $L_m$  is charged by DCsource  $V_{in}$ . The primary current  $i_{Lk}$  increases linearly. Due to leakage inductor  $L_k$ , the secondary-side current  $i_s$ decreases linearly. Secondary-side voltage  $V_{L2}$ ,  $V_{c2}$  and  $V_{c5}$ are connected in series to charge output capacitor  $C_6$  and to provide the energy to load *R*. Because  $i_s$  decreases linearly, the reverse-recovery problem of the diode is alleviated. When current  $i_s$  becomes zero at  $t = t_1$ , this operating mode is ended.
- 2) Mode II  $[t_1, t_2]$ : During this time interval, *S* is still turned on. Diodes  $D_1, D_3, D_4$  and  $D_6$  are turned off, and  $D_2$  and  $D_5$  are turned on. The current-flow path is shown in fig. 3(b). The magnetizing inductor  $L_m$  is charged by DC-source  $V_{in}$ . The coupled inductor induces voltage  $V_{L2}$  on the secondary-side. Voltage  $V_{L2}$  which is connecting  $V_{C3}$  in series and connecting  $V_{C4}$  in series charge  $C_2$  and  $C_5$  in parallel. A part of the energy of DC-source  $V_{in}$  is transferred to capacitors  $C_2$  and  $C_5$  via the coupled inductor. Also, the energies of  $C_3$  and  $C_4$  are transferred to capacitors  $C_2$  and  $C_5$  together. Meanwhile, voltages  $V_{c2}$  and  $V_{c5}$  are approximately equal to  $nV_{in}+V_{c3}$ . The output capacitor and  $C_1$  and  $C_6$  provides its energy to load *R*. This operating mode is ended when switch *S* is turned off at  $t = t_2$ .
- 3) Mode III  $[t_2, t_3]$ : During this time interval, *S* is turned off. Diodes  $D_1, D_3, D_4$  and  $D_6$  are turned off, and  $D_2$  and  $D_5$  are turned on. The current-flow path is shown in fig. 3(c). The energies of leakage inductor  $L_k$  and magnetizing inductor  $L_m$  are released to the parasitic capacitor  $C_{ds}$  of switch *S*. Capacitors  $C_2$  and  $C_5$  are charged by DC-source  $V_{in}$ . Output capacitors  $C_1$  and  $C_6$  provide energy to load *R*. When the capacitor voltage  $V_{c1}$  is equal to  $V_{in}+V_{ds}$  at  $t = t_3$ , diode  $D_1$ is conducted and this operating mode is ended.

- 4) Mode IV [ $t_3$ ,  $t_4$ ]: During this time interval, *S* is turned off. Diodes  $D_1$ ,  $D_2$ , and  $D_5$  are turned on, and  $D_3$ ,  $D_4$ , and  $D_6$ are turned off. The current-flow path is shown in fig. 3(d). The energies of leakage inductor  $L_k$  and magnetizing inductor  $L_m$  is released to capacitor  $C_1$ . Thus, the voltage across the switch is clamped at  $V_{c1}$ . The current  $i_{Lk}$ decreases quickly. The secondary-side voltage of the coupled inductor  $V_{L2}$  charges capacitors  $C_2$  and  $C_5$  in parallel until the secondary-side current  $i_s$  equals zero. Thus, diodes  $D_2$  and  $D_5$  are cut off at  $t = t_4$ . This operating mode is ended.
- 5) Mode V  $[t_4, t_5]$ : During this time interval, S is turned off. Diodes  $D_1, D_3, D_4$  and  $D_6$  are turned on, and  $D_2$  and  $D_5$  are turned off. The current-flow path is shown in fig. 3(e). The energies of leakage inductor  $L_k$  and magnetizing inductor  $L_m$  is released to capacitor  $C_1$ . Capacitors  $C_3$  and  $C_4$  are charged in parallel by the magnetizing-inductor energy via coupled inductor. Simultaneously, secondary-side voltage  $V_{L2}$  is connected with  $V_{c2}$  and  $V_{c5}$  in series and charges output capacitor  $C_6$ . This operating mode is ended when capacitor  $C_1$  starts to discharge at  $t = t_5$ .
- 6) Mode VI [ $t_5$ ,  $t_6$ ]: During this time interval, S is still turned off. Diodes  $D_3$ ,  $D_4$  and  $D_6$  are turned on, and  $D_1$ ,  $D_2$  and  $D_5$ are turned off. The current-flow path is shown in fig. 3(f). The magnetizing energy of  $L_m$  is transferred to capacitors  $C_3$  and  $C_4$  by coupled inductor. Thus, two capacitors are charged in parallel. Also,  $V_{L2}$ ,  $V_{c2}$  and  $V_{c5}$  are connected in series and charge capacitor  $C_6$ . This mode is ended at  $t = t_6$ when S is turned on at the beginning of the next switching period.



Fig. 2 Some typical waveforms of the proposed converter at CCM operation.



(a) Mode I







(c) Mode III



(d) Mode IV



(e) Mode V



(f) Mode VI

Fig. 3 Current-flow path of operating modes during one switching period at CCM operation. (a) Mode I. (b) Mode II. (c) Mode III. (d) Mode IV. (e) Mode V. (f) Mode VI.

# (B) DCM Operation

To simplify the analysis of DCM operation, the leakage inductor  $L_k$  of the coupled-inductor is neglected. Fig. 4 shows typical waveforms of the proposed converter operated in DCM. Fig. 5 shows the operating stages of each mode. The operating modes are described as follows:

- 1) Mode I [ $t_0$ ,  $t_1$ ]: During this time interval, *S* is turned on. The current-flow path is shown in fig. 5(a). The energy of DC-source  $V_{in}$  charges magnetizing inductor  $L_m$ . Thus,  $i_{Lm}$  is increased linearly. Also, the secondary side of the coupled inductor is connected series with capacitor  $C_3$  or  $C_4$  and releases their energies to charge capacitors  $C_2$  and  $C_5$  in parallel. Output capacitors  $C_1$  and  $C_6$  provide energy to load *R*. This mode is ended when *S* is turned off at  $t = t_1$ .
- 2) Mode II  $[t_1, t_2]$ : During this time interval, *S* is turned off. The current-flow path is shown in fig. 5(b). The energies of DC source  $V_{in}$  and magnetizing inductor  $L_m$  are transferred to capacitors  $C_1$  and load *R*. Similarly, capacitors  $C_2$  and  $C_5$  are discharged in series with DC source  $V_{in}$  and magnetizing inductor  $L_m$  to capacitor  $C_6$  and load *R*. Meanwhile, the energy of magnetizing inductor  $L_m$  is transferred to capacitors  $C_3$  and  $C_4$  by coil  $N_s$ . This mode is ended when the energy stored in  $L_m$  is empty at  $t = t_2$ .
- 3) Mode III  $[t_2, t_3]$ : During this time interval, *S* is turned off. The current-flow path is shown in fig. 5(c). Since the energy stored in  $L_m$  is empty, the energy stored in  $C_1$  and  $C_6$  are discharged to load *R*. This mode is ended when S is turned on at  $t = t_3$ .



Fig. 4 Some typical waveforms of the proposed converter at DCM operation.









(c) Mode III Fig. 5 Current-flow path of operating modes during one switching period at DCM operation. (a) Mode I. (b) Mode II. (c) Mode III.

### III. STEADY-STATE ANALYSIS OF THE PROPOSED CONVERTER

# (A) CCM Operation

v v

At modes IV and V, the energy of the leakage inductor  $L_k$  is released to capacitor  $C_1$ . According to Ref. [16], the energy released duty cycle  $D_{c1}$  can be expressed as

$$D_{c1} = \frac{t_{c1}}{T_s} = \frac{2(1-D)}{n+1},$$
(1)

where  $t_{cl}$  is the time interval from modes IV to V which is shown in fig. 2.

Since the time durations of modes I, III, and IV are significantly short, only modes II, V, and VI are considered at CCM operation for the steady-state analysis.

The voltage equation of mode II can be written based on fig. 3(b).

$$v_{Lk}^{II} = (1-k)V_{in},$$
 (2)

$$v_{L1}^{II} = \frac{L_m}{L_m + L_k} V_{in} = k V_{in},$$
(3)

$$v_{L2}^{II} = n v_{L1}^{II} = n k V_{in}.$$
 (4)

Also, the voltage across capacitors  $C_2$  and  $C_5$  can be written as

$$V_{c2} = v_{L2}^{II} + V_{c3}.$$
 (5)

$$V_{c5} = v_{L2}^{II} + V_{c4}.$$
 (6)

During the time duration of modes V and VI, the following voltage equations can be derived based on fig. 3(f).

$$v_{l1}^{V} = v_{l1}^{VI} = V_{in} - V_{lk}^{VI} - V_{c1}.$$
(7)

$$V_{L2}^{V} = V_{L2}^{VI} = V_{c3} = V_{c4} = V_{c2} + V_{c5} - V_{c6}.$$
(8)

$$V_{L2} = m V_{L1}^V.$$
 (9)

By applying the volt-second balance principle on  $N_p$  and  $N_s$ , the following equation is given

$$\int_{0}^{DT_{s}} v_{L1}^{II} dt + \int_{DT_{s}}^{(D+D_{c1})T_{s}} v_{L1}^{VI} dt = 0.$$
 (10)

$$\int_{0}^{DT_{s}} v_{L2}^{II} dt + \int_{DT_{s}}^{T_{s}} v_{L2}^{VI} dt = 0.$$
(11)

Substituting (1), (3) and (7) into (10), the voltage of capacitors  $C_1$  is obtained as

$$V_{c1} = \left(\frac{1}{1-D} + \frac{D(1-k)(n-1)}{2(1-D)}\right) V_{in} = v_{ds}.$$
 (12)

And substituting (4) and (8) into (11), the voltage across capacitors  $C_3$  and  $C_4$  can expressed as

$$V_{c3} = V_{c4} = \frac{Dnk}{1 - D} V_{in}.$$
 (13)

Substituting (4) and (13) into (5) and (6) the voltage of capacitors  $C_2$  and  $C_5$  are obtained as

$$V_{c2} = V_{c5} = (nk + \frac{Dnk}{1 - D})V_{in}.$$
 (14)

And substituting (4), (8) and (12) into (11), the voltage of capacitor C6 is obtained as

$$V_{c6} = (2nk + \frac{3Dnk}{1 - D})V_{in}.$$
 (15)

Also, the output voltage can be expressed as

$$V_o = V_{c1} + V_{c6} \tag{16}$$

Substituting (12) and (15) into (16), the voltage gain is obtained as

$$M_{CCM} = \frac{V_o}{V_{in}} = \frac{1+2nk}{1-D} + \frac{D[n(k+1) - (1-k)]}{2(1-D)}.$$
 (17)

The voltage-gain versus the duty-ratio under various couplingcoefficients of the coupled-inductor is shown in fig. 6. It shows that the coupling coefficient results the voltage gain decline. However, voltage gain is less sensitive to the coupling-coefficient. When k = 1, the ideal voltage gain is rewritten as

$$M_{CCM} = \frac{1+2n+nD}{1-D} \tag{18}$$



Fig. 6 Voltage-gain versus duty-ratio at CCM operation under n = 3 and various k.

In fig. 7, the curve shows the voltage gain versus the duty ratio of the proposed converter, and other converters in [23] and [24] at CCM operation under k = 1 and n = 3. As two winding of coupled inductor is used, the voltage gain of proposed converter is higher than other converters in [23] and [24]. The proposed converter can using less turns ratio to achieve the same voltage gain.



Fig. 7 Voltage-gain versus duty-ratio of the proposed converter, the converters in [23] and [24] at CCM operation under n = 3 and k = 1.

According to the analysis of the operating modes, the voltage stresses on main switch S and diodes  $D_1$ - $D_6$  are given as

$$v_{ds} = \frac{1}{1 - D} V_{in} = \frac{V_o - nV_{in}}{n + 1},$$
(19)

$$V_{D1} = \frac{1}{1 - D} V_{in} = \frac{V_o - nV_{in}}{n + 1},$$
(20)

$$V_{D2} = V_{D3} = V_{D4} = V_{D5} = V_{D5} = \frac{n}{1 - D} V_{in} = \frac{n}{n + 1} (V_o - nV_{in}).$$
(21)

Equations (19), (20) and (21) mean that under the same voltage gain, the voltage stresses of the proposed converter on main switch and diodes can be adjusted by the turns ratio.

(B) DCM Operation

In DCM operation, the typical waveforms are shown in fig. 4. In the time duration of mode I, switch S is turned on. Thus, the following equations can be formulated based on fig. 5(a)

$$v_{L1}^I = V_{in}, \tag{22}$$

$$v_{L2}^{l} = nV_{in}.$$
 (23)

The peak value of the magnetizing-inductor current is given as

$$I_{Lmp} = \frac{V_{in}}{L_m} DT_s.$$
 (24)

Furthermore, the voltage across capacitors  $C_2$  and  $C_5$  can be written as

$$V_{c2} = v_{L2}^{I} + V_{c3}, (25)$$

$$V_{c5} = v_{L2}^{l} + V_{c4}.$$
 (26)

In the time interval of mode II, the following equations can be expressed based on fig. 5(b):

$$v_{I1}^{II} = V_{in} - V_{c1}, \tag{27}$$

$$v_{L2}^{II} = V_{c3} = V_{c4} = V_{c2} + V_{c5} - V_{c6},$$
(28)

$$v_{12}^{II} = n v_{11}^{II}.$$
 (29)

During the time interval of mode III, the following equation can be derived from Fig. 5(c).

$$v_{L1}^{III} = v_{L2}^{III} = 0. ag{30}$$

By applying the voltage-second balance principle on coupled inductor, the following equations are given as

$$\int_{0}^{DT_{s}} v_{L1}^{l} dt + \int_{DT_{s}}^{(D+D_{L})T_{s}} v_{L1}^{ll} dt + \int_{(D+D_{L})T_{s}}^{T_{s}} v_{L1}^{ll} dt = 0.$$
(31)

$$\int_{0}^{DT_{s}} v_{L2}^{l} dt + \int_{DT_{s}}^{(D+D_{L})T_{s}} v_{L2}^{ll} dt + \int_{(D+D_{L})T_{s}}^{T_{s}} v_{L2}^{ll} dt = 0.$$
(32)

Substituting (22) and (27) into (31), the voltage is obtained as

$$V_{c1} = (1 + \frac{D}{D_L})V_{in},$$
(33)

Similarly, substituting (23) and (28) into (32), the voltage across capacitors  $C_2$ ,  $C_3$ ,  $C_4$ ,  $C_5$  and  $C_6$  are derived as

$$V_{c3} = V_{c4} = \frac{nD}{D_{t}} V_{in},$$
(34)

$$V_{c2} = V_{c5} = (n + \frac{nD}{D_L})V_{in},$$
(35)

$$V_{c6} = (2n + \frac{3nD}{D_L})V_{in},$$
(36)

Also, the voltage gain is expressed as

$$V_o = V_{c1} + V_{c6} = \left[\frac{D}{D_L}(3n+1) + (2n+1)\right]V_{in}.$$
 (37)

According to (37), the duty cycle  $D_{\rm L}$  can be derived as

$$D_L = \frac{(1+3n)DV_{in}}{V_o - (1+2n)V_{in}}.$$
(38)

From fig. 4, the average value of  $i_{c6}$  is computed as

$$I_{c6} = \frac{1}{2} D_L \frac{I_{Lmp}}{3n+1} - I_o.$$
(39)

Since  $I_{c6}$  is equal to zero under steady state, equations (24), (38), and  $I_{c6} = 0$  can be substituted to (39). Thus, equations (39) can be rewritten as follows:

$$\frac{D^2 V_{in}^2 T_s}{2 \left[ V_o - (1+2n) V_{in} \right] L_m} = \frac{V_o}{R}.$$
(40)

Then, the normalized magnetizing-inductor time constant is defined as

$$\tau_{Lm} \equiv \frac{L_m}{RT_c} = \frac{L_m f_s}{R},\tag{41}$$

where  $f_s$  is the switching frequency.

Substituting (41) into (40), the voltage gain is given by

$$M_{DCM} = \frac{V_o}{V_{in}} = \frac{1+2n}{2} + \sqrt{\frac{(1+2n)^2}{4} + \frac{D^2}{2\tau_{Lm}}}.$$
 (42)

The curve of the voltage gain is showed in fig. 8 which illustrates the voltage-gain versus the duty-ratio under various  $\tau_{Lm}$ .

## (C) Boundary Operating Condition between CCM and DCM

If the proposed converter is operated in boundary condition mode, the voltage gain of CCM operation is equal to the voltage gain of DCM operation. The boundary normalized magnetizing-inductor time constant  $\tau_{LmB}$  can be derived from (18) and (42) as

$$\tau_{LmB} = \frac{D(1-D)^2}{2(1+3n)(1+2n+nD)}.$$
(43)

Fig. 9 shows the curve of  $\tau_{LmB}$ . If  $\tau_{Lm}$  is larger than  $\tau_{LmB}$ , the proposed converter is operated in CCM.



Fig. 8 Voltage-gain versus duty-ratio at DCM operation under various  $\tau_{Lm}$  and at CCM operation under n = 3 and k = 1.



Fig. 9 Boundary condition of the proposed converter under n = 3.

## IV. EXPERIMENTAL RESULTS OF THE PROPOSED CONVERTER

A prototype circuit is implemented in the laboratory to demonstrate the practicability of the proposed converter. The specifications are as follows:

- 1) input DC voltage  $V_{in}$ : 24 V
- 2) output DC voltage  $V_0$ : 400 V
- 3) maximum output power: 200 W
- 4) switching frequency: 50 kHz
- 5) MOSFET *S*: IRL83036
- 6) Diodes *D*<sub>1</sub>: MBRF20200CT, *D*<sub>2</sub>/*D*<sub>3</sub>/*D*<sub>4</sub>/*D*<sub>5</sub>/*D*<sub>6</sub>: DESP29
- 7) Coupled inductor: ETD-59, core pc40,  $N_p$  :  $N_s = 1$  : 3  $L_m = 30 \mu$ H;  $L_k = 0.12 \mu$ H
- 8) Capacitors C<sub>2</sub>/C<sub>3</sub>/C<sub>4</sub>/C<sub>5</sub>: 22 μF/ 200 V, C<sub>1</sub>: 47μF/ 160 V, C<sub>6</sub>: 47 μF/ 400 V

Fig. 10 shows the measured waveforms for full-load  $P_o$  = 200 W and  $V_{in}$  = 24 V. The proposed converter is operated in CCM under full-load condition. In the measured waveforms, the peak value of  $V_{ds}$  is 60.04 V. The duty cycle is 51% and the voltage stress is clamped at appropriately 49 V during the switch-off period. The waveforms demonstrate that the steady-state analysis is corresponded. Therefore, the low-voltage rated switch can be adopted to achieve high efficiency for the proposed converter.

The waveform of secondary-side current  $i_s$  in fig. 10(a) shows that the proposed converter is operated in CCM because the current is not equal to zero when the switch is

turned on. In fig. 10(b), the waveforms of  $i_{D2}$  and  $i_{D4}$  show that capacitors  $C_2$  and  $C_4$  are charged in the different time durations. Fig. 10(c) shows that the energy of leakage inductor  $L_k$  is released to capacitor  $C_1$  through diode  $D_1$ . Fig. 10(d) reveals that  $V_{c1}$ ,  $V_{c2}$  and  $V_{c4}$  satisfy equations (33), (34) and (35). In addition, output voltage  $V_0$  is consistent with Equation (37). Fig. 10(e) shows the voltage stress of main switch and diodes, and demonstrates the consistency of Equations (19), (20) and (21). Fig. 11 shows the proposed converter under the output power variation between light-load 20 W and full-load 200 W.

Fig. 12 shows the experimental conversion efficiency of the proposed converter. Maximum efficiency is around 95.31% at  $P_0$ = 80 W and  $V_{in}$  = 24 V. The full-load efficiency is appropriately 94.06 % at  $P_0$ = 200 W,  $V_{in}$  = 24 V, and  $V_{out}$  = 400 V. Compared to other converter, the efficiency is improved about 2%.





Fig. 10 Experiment results under full-load  $P_0 = 200$  W.



Fig. 11 Load variation between light-load  $P_0 = 20$  W and full-load  $P_0 = 200$  W.



Fig. 12 Experimental conversion efficiency.

# V. CONCLUSIONS

This paper has proposed a novel, high efficiency, and high step-up DC-DC converter with the coupled inductor and switched capacitors techniques. The proposed converter adds passive components without extra winding stage, and uses capacitors charged in parallel and discharged in series with a coupled-inductor to achieve high step-up voltage gain. The steady-state analyses of voltage gain and boundary operating condition are discussed. Finally, a prototype circuit of the proposed converter is implemented in the laboratory. Experimental results verify that high efficiency and high stepup voltage gain can be achieved. The efficiency is 95.31%. The voltage stress on the main switches is 60 V, thus low voltage ratings and low on-state resistance levels  $R_{DS(ON)}$ switch can be selected.

#### REFERENCES

- V. Scarpa, S. Buso, G. Spiazzi, "Low-complexity MPPT technique exploiting the PV module MPP locus characterization," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1531-1538, 2009
- [2] C. L. Chen, Y. W, J. S. Lai, Y.S. Lee, and D. Martin, "Design of parallel inverters for smooth mode transfer microgrid applications," *IEEE Trans. Power Electron.*, vol. 25, no. 1, pp. 6-15, Jan. 2010
- [3] A. Timbus, M. Liserre, R. Teodorescu, P. Rodriguez, and F. Blaabjerg,

"Evaluation of current controllers for distributed power generation systems," *IEEE Trans. Power Electron.*, vol. 24, no. 3, pp. 654-664, Mar. 2009.

- [4] R. J. Wai, C. Y. Lin, C. Y. Lin, R. Y. Duan, and Y. R. Chang, "Highefficiency power conversion system for kilowatt-level stand-alone generation unit with low input voltage," *IEEE Trans. Ind. Electron.*, vol. 55, no. 10, pp. 3702-3714, Oct. 2008.
- [5] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Transformerless DC-DC converters with a very high DC line-to-load voltage ratio," *Proc. IEEE ISCAS*, pp. III435-III438, 2003.
- [6] L. S. Yang, T. J. Liang, and J. F. Chen, "Transformer-less DC-DC converter with high voltage gain," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 3144-3152, Aug. 2009.
- [7] F. L. Luo and H. Ye, "Positive output cascade boost converters," in Proc. IEEE Electric Power Applications, vol. 151, no. 5, pp. 590-606, Sep. 2004.
- [8] F. L. Luo, "Six self-lift DC-DC converters, voltage lift technique," *IEEE Trans. Ind. Electron.*, vol. 48, no. 6, pp. 1268-1272, Dec. 2001.
- [9] F. L. Luo and H. Ye, "Positive output super-lift converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 105-113, Jan. 2003.
- [10] F. L. Luo and H. Ye, "Positive output multiple-lift push-pull switchedcapacitor Luo-converters," *IEEE Trans. Ind. Electron.*, vol. 51, no. 3, pp. 594-602, Jun. 2004.
- [11] Chen Jun and A. Ioinovici, "Switching-mode DC-DC converter with switched capacitor based resonant circuit," *IEEE Trans. Circuits and Systems I*, vol. 43, no. 11, pp. 933-938, 1996.
- [12] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched-capacitor/ switched-inductor structures for getting transformerless hybrid DC-DC PWM converters," *IEEE Trans. Circuits and Systems I*, vol. 55, no. 2, pp. 687-696, Mar. 2008.
- [13] B. Axelrod, Y. Berkovich, and A. Ioinovici, "Switched coupled-inductor cell for DC-DC converters with very large conversion ratio," in *Proc. IEEE IECON Conf.*, pp. 2366-2371, 2006.
- [14] B. Axelrod, Y. Berkovich, S. Tapuchi, and A. Ioinovici, "Improved circuit of the switched coupled-inductor cell for dc-dc converters with very large conversion ratio," in *Proc. IEEE PEA Conf.*, pp.1-10, Sep. 2009.
- [15] B. Axelrod, Y. Berkovich, S. Tapuchi, A. Ioinovici, "Steep conversion ration Ćuk, Zeta, and sepic converters based on a switched coupledinductor cell," in *Proc. IEEE PES Conf.*, pp.3009-3014, Jun. 2008.
- [16] Q. Zhao and F. C. Lee, "High-efficiency, high step-up dc-dc converters," *IEEE Trans. Power Electron.*, vol. 18, no. 1, pp. 65-73, Jan. 2003.
- [17] B. R. Lin and F. Y. Hsieh, "Soft-switching zeta-flyback converter with a buck-boost type of active clamp," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2813-2822, Oct. 2007.
- [18] T. F. Wu, Y. S. Lai, J. C. Hung, and Y. M. Chen, "Boost converter with coupled inductors and buck–boost type of active clamp," *IEEE Trans. Ind. Electron.*, vol. 55, no. 1, pp. 154-162, Jan. 2008.
- [19] K. C. Tseng and T. J. Liang, "Novel high-efficiency step-up converter," *IEE Proc. Inst. Elect. Eng.-Electric Power Applications*, vol. 151, no. 2, pp. 182-190, Mar. 2004.
- [20] K. C. Tseng and T. J. Liang, "Analysis of intergrated boost-flyback stepup converter," *IEE Proc. Inst. Elect. Eng.-Electric Power Applications*, vol. 152, no. 2, pp. 217-225, 2005.
- [21] R. J. Wai and R. Y. Duan, "High-efficiency DC/DC converter with high voltage gain," *IEE Proc. Inst. Elect. Eng.-Electric Power Applications*, vol. 152, no.4, pp. 793-802, Jul. 2005.
- [22] R. J. Wai and R. Y. Duan, "High step-up converter with coupledinductor," *IEEE Trans. Power Electron.*, vol. 20, no. 5, pp. 1025-1035, Sep. 2005.
- [23] R. J. Wai, L. W. Liu, and R. Y. Duan, "High-efficiency voltage-clamped DC-DC converter with reduced reverse-recovery current and switchvoltage stress," *IEEE Trans. Ind. Electron.*, vol. 53, no. 1, pp. 272-280, Feb. 2005.
- [24] J. W. Baek, M. H. Ryoo, T. J. Kim, D. W. Yoo, and J. S. Kim, "High boost converter using voltage multiplier," in *Proc. IEEE IECON*, pp. 567-572, 2005.
- [25] G. V. T. Bascope, R. P. T. Bascope, D. S. Oliveira Jr., S. A. Vasconcelos, F. L. M. Antunes, and C. G. C. Branco, "A high step-up DC-DC converter based on three-state switching cell," in *Proc. IEEE ISIE*, pp. 998-1003, 2006.
- [26] S. V. Araujo, R. P. Torrico-Bascope, G. V. Torrico-Bascope, "Highly efficient high step-up converter for fuel-cell power processing based on three-state commutation cell," *IEEE Trans. Ind. Electron.*, vol. 57, no. 6, pp. 1987-1997, Jun. 2010.
- [27] K. B. Park, H. W. Seong, H. S. Kim, G. W. Moon, and M. J. Youn,

"Integrated boost-sepic converter for high step-up applications," in Proc. Power Electronics Specialists Conf., Rohode, Greece, pp. 944-950, 2008.

- [28] Y. J. A. Alcazar, R. T. Bascope, D. S. de Oliveira, E. H. P. Andrade, and W. G. Cardenas, "High voltage gain boost converter based on three-state switching cell and voltage multipliers," in *Proc. IEEE IECON*, pp. 2346-2352, 2008.
- [29] S. K. Changchien, T. J. Liang, J. F. Chen, L. S. Yang, "Novel high stepup DC-DC converter for fuel cell energy conversion system," *IEEE Trans. Ind. Electron.*, vol. 57, no. 6, pp. 2007-2017, 2010.



**Yi-Ping Hsieh** was born in Tainan, Taiwan, in 1986. He received the B.S. degree and the M.S. degree in electrical engineering from national Cheng-Kung University (NCKU), Taiwan, in 2008 and 2010, respectively. He is currently pursuing a Ph.D. degree at NCKU, Taiwan. His research interests are power factor correction, DC/DC power converter, DC/AC inverter, renewable energy conversion, LED lighting and electronic ballast.



**Jiann-Fuh Chen** (S'79–M'80) was born in Chung-Hua, Taiwan, in 1955. He received his B.S., M.S. and Ph.D. degrees in electrical engineering from NCKU in 1978, 1980 and 1985, respectively.

Since 1980, he has been with the department of Electrical Engineering at NCKU, where he is currently a professor. His research interests are power electronics and energy conversion.



**Tsorng-Juu (Peter) Liang** (M'93-SM'10) was born in Kaohsiung, Taiwan. He received his B.S. degree in Electrophysics from National Chiao-Tung University, Hsinchu, Taiwan, in 1985. He received his M.S. and Ph.D. degrees in Electrical Engineering from the University of Missouri, Columbia, USA, in 1990 and 1993, respectively.

He is currently a Professor of Electrical Engineering and Director of Green Energy Electronics Research Center (GEERC), National

Cheng-Kung University (NCKU), Tainan, Taiwan. Currently, he is the Associate Editor of IEEE Trans. on Power Electronics, the Associate Editor of IEEE Trans. on Circuits and Systems-I, and the Technical Committee Chair of IEEE CAS Systems Power and Energy Circuits and Systems Technical Committee. He is also on the Board of Directors for Compucase Enterprise Co., Ltd and Catcher Technology Co., Ltd.

Dr. Liang has authored or coauthored 50 journal and more than 100 conference papers. He was the Director of Electrical Laboratories at NCKU from 2001-2004. In 2008, he received Outstanding Engineer, The Chinese Institute of Electrical Engineering, Kaohsiung Chapter and Outstanding Professor Award, Taiwan Power Electronics Conference. In 2010, he received Teaching Excellence Award, National Cheng Kung University and Outstanding Bragineers Professor Award, The Chinese Institute of Electrical Engineering, Kaohsiung Branch. He is a member of the IEEE Societies of power electronics, industrial electronics, circuits and system, and industrial applications. His research interests include high efficiency power converters, high efficiency lighting systems, renewable energy conversion, and power ICs design.



Lung-Sheng Yang was born in Tainan, Taiwan, R.O.C., in 1967. He received the B.S. degree in electrical engineering from National Taiwan Institute of Technology, Taiwan, the M.S. degree in electrical engineering from National Tsing-Hua University, Taiwan, and the Ph.D degree in electrical engineering from National Cheng-Kung University in 1990, 1992, and 2007 respectively. He is currently with the Department of Electrical Engineering, Far East University, Tainan, where he is an assistant professor. His research interests

are power factor correction, dc-dc converters, renewable energy conversion, and electronic ballasts.