

Novel Zero-Voltage and Zero-Current-Switching (ZVZCS) Full Bridge PWM Converter Using A Simple Auxiliary Circuit

Jung G. Cho, Ju W. Baek, Chang Y. Jeong, Dong W. Yoo, Hong S. Lee, and Geun H. Rim

Power Electronics Research Division
Korea Electrotechnology Research Institute
28-1 Sungju-Dong, Changwon 641-120, Korea
Phone: +82-551-80-1456, Fax.: +82-551-80-1406
E-mail: jgcho@keri.re.kr

ABSTRACT - A novel zero voltage and zero current switching (ZVZCS) full bridge (FB) PWM converter is presented to simplify the circuits of the previously presented ZVSCS converters. A simple auxiliary circuit which consists of one small capacitor and two small diodes is added in the secondary to provides ZVZCS conditions to primary switches as well as to clamp secondary rectifier voltage. The additional clamp circuit for the secondary rectifier is not necessary. The auxiliary circuit includes neither lossy components nor additional active switches which makes the proposed converter efficient and cost effective. The principle of operation, features and design considerations are illustrated and verified on a 2.5 kW, 100 kHz IGBT based experimental circuit.

I. Introduction

With the increasing demand for higher power density power conversion with lower cost, IGBTs are considered as power devices instead of MOSFETs in the high frequency, high power applications since IGBTs have higher power density and lower cost compared to MOSFETs. The operating frequency of IGBTs, however, is much lower than MOSFETs, (usually limited by 20-30 kHz) [1] because of higher switching loss which comes from the tail current caused by minority carrier storage. Therefore, to operate IGBTs at higher switching frequencies, it is required to reduce the turn-off switching loss. ZVS with a substantial external snubber capacitor or ZCS can be a solution but the ZCS is more effective than ZVS since the tail current can be eliminated by removing the minority before turning off [4].

To apply IGBTs for high frequency (around 100 kHz), high power full bridge dc/dc converters, a ZVZCS technique has been introduced and a couple of ZVZCS-FB-PWM converters have been presented [5-9]. The ZVZCS means mixed operation of ZVS for leading-leg switches and ZCS for lagging-leg switches. The ZVS of leading-leg switches is

achieved by the same manner as that of the ZVS full bridge PWM converters [2,3] while the ZCS of lagging-leg switches is achieved by resetting the primary current during the freewheeling period. So far, a couple of ZVZCS-FB-PWM converters have been presented [5-9] but their primary currents during freewheeling period are reset by different manners: In the converter [5], the primary current is reset by using the reverse avalanche break down voltage of the leading-leg IGBTs, where the stored energy in the leakage inductance is completely dissipated in the leading-leg IGBTs. This approach is not efficient unless the leakage inductance is very small. In the converter[6], the primary current is reset by using the dc blocking capacitor voltage and a saturable reactor. The saturable reactor loss limits the maximum power level by 5 kW. In the converter[7], the primary current is reset by adding an active clamp in the secondary side which provides ZVZCS condition to the primary switches as well as active clamp of secondary rectifier. Additional switch, however, makes switching loss due to hard switching and increases cost and control complexity. In the converter[8], the primary current is reset by adding a snubber circuit in the secondary side.




Fig. 1 Circuit topology of the proposed ZVZCS full bridge PWM converter.

There is no lossy components in the snubber circuit however the large circulating energy by the resonance between the leakage inductance and snubber capacitors reduces the overall efficiency and increases the voltage rating of the secondary rectifier diodes by twice. In the converter[9], the primary current is reset by using the transformer auxiliary winding. Neither lossy components are involved nor additional active switch is added. Besides, no large circulating energy is generated. All active and passive devices are operated under minimum voltage and current stresses. This approach can handle more than 10kW but the auxiliary circuit is a little bit complex.

This paper proposes a novel ZVZCS-FB-PWM converter with a simple auxiliary circuit to improve the previously presented ZVZCS-FB-PWM converters. The ZVS mechanism of leading leg switches is also the same as that of the converters in [2,3,5-9]. A simple auxiliary circuit provides not only ZVZCS condition to the primary switches but clamping of the secondary rectifier. Therefore, most of the problems of the previous ZVZCS converters are solved and furthermore additional passive or active clamp circuit is not necessary.

The operation, analysis, features and design considerations of the proposed converter are illustrated. A 2.5 kW, 100 kHz prototype has been built using IGBTs and tested to verify the principle of operation.

II. Operation Principle

The basic operation of the proposed ZVZCS-FB-PWM converter is the same as that of the ZVS-FB-PWM converter, the phase shift PWM control. The new converter has nine operating modes within each operating half-cycle. The operation waveforms and equivalent circuits are shown in Figs. 2 and 3, respectively. To illustrate steady state operation, it is assumed that all components and devices are ideal and the output filter inductor is a constant current source.

Mode 1: S1 and S2 are conducting and the input power is delivered to the output. The clamping capacitor voltage V_{C_c} is charged up through D_c and C_o by the resonance with leakage inductance as shown in Fig. 3. The V_{C_c} reaches twice of $(nV_s - V_o)$ after a half resonance period (L_{lk} and C_c) at the end of this mode, where n is the transformer turns ratio. The rectifier voltage starts from V_o and reaches $V_{C_c} + V_o$ as shown in Fig. 2. The detailed equivalent circuit is shown in Fig. 4. (The junction capacitance of the secondary rectifier diodes is ignored to simplify the explanation of operation.) The primary current and the clamping capacitor voltage and current can be obtained as follows:

$$I_p(t) = nI_o(1 - \cos(\omega_a t)) - \frac{V_s - V_o/n}{Z_a} \sin(\omega_a t) + nI_o, \quad (1)$$

$$I_c(t) = nI_o - I_p(t), \quad (2)$$

$$V_{C_c}(t) = nV_s(1 - \cos(\omega_a t)) - n^2 Z_a I_o \sin(\omega_a t), \quad (3)$$

$$\text{where, } Z_a = \sqrt{\frac{L_{lk}}{n^2 C_h}}, \quad \omega_a = \frac{1}{\sqrt{n^2 L_{lk} C_h}}$$

Mode 2: D_c is turned off and the rectifier voltage is returned to the nominal value, nV_s . The D_h is never turned on during this mode unless the duty cycle is smaller than 0.5. The input power is still delivered to the output during this mode.

Mode 3: S1 is turned off and then the current through the primary charges C_1 and discharges C_3 . The primary voltage is linearly decreased and the secondary rectifier voltage is also decreased with the same rate. The primary voltage decreased linearly as follows:

$$V_{ab}(t) = V_s - \frac{nI_o}{C_1 + C_3} t, \quad (4)$$

Mode 4: When the rectifier voltage reaches the holding capacitor voltage V_{Ch} , the diode D_h is turned on and the C_c holds the rectifier voltage, which means the rectifier voltage decreases much slower than the primary voltage. The primary voltage keeps decreasing with almost same rate as before since the stored energy in the leakage inductance still charges C_1 and discharges C_3 . (C_c is assumed much larger than C_1 or C_3 .)




Fig. 2 Operation waveforms.




Fig. 3 Equivalent circuits for each operating mode.

The difference between the primary voltage and the reflected secondary voltage is applied to the leakage inductance and the primary current starts decreasing. The simplified equivalent circuit reflected to the primary is shown in Fig. 4. The voltage and current of circuit are as follows:

$$V_{ab}(t) = \frac{nI_o}{\omega_b} \left(\frac{1}{\omega_b^2} - \frac{1}{C_{eq}} \right) \sin(\omega_b t) - \frac{nI_o}{\omega_b} t + 2V_{Lo}, \quad (5)$$

$$I_p(t) = nI_o \left(1 - \frac{C_{eq}}{\omega_b^2} \right) \cos(\omega_b t) + \frac{C_{eq}}{\omega_b^2} nI_o, \quad (6)$$

$$V_{Cc}(t) = -\frac{I_o C_{eq}}{C_c \omega_b^2} \sin(\omega_b t) + \frac{I_o C_{eq}}{C_c \omega_b^2} t + 2V_{Lo}, \quad (7)$$

where, $\omega_b = \sqrt{\frac{n^2 C_c + C_{eq}}{n^2 L_{lk} C_c C_{eq}}}$, $C_{eq} = C_1 + C_3$.

The primary current and the secondary voltage at the end of this mode are defined as I_{α} and V_{α} .

Mode 5: The C_3 is completely discharged and then DS3 is conducting. The reflected secondary voltage is applied to the leakage inductance and the primary current decreases quickly. The C_c supplies more current to the load. The primary current and the clamp capacitor voltage are obtained as follows:

$$I_p(t) = (I_{\alpha} - nI_o) \cos(\omega_a t) - \frac{V_{\alpha}}{nZ_{\alpha}} \sin(\omega_a t) + nI_o, \quad (8)$$

$$V_{Cc}(t) = n(I_{\alpha} - nI_o) Z_{\alpha} \sin(\omega_a t) + \frac{V_{\alpha}}{n} \cos(\omega_a t). \quad (9)$$

The primary current reaches zero at the end of this mode. The rectifier voltage at the end of this mode is defined as V_{β} .

Mode 6: The primary current is completely reset and no current flows through the primary. Then the C_c supplies whole load current and thus the secondary rectifier voltage is decreased quickly. From equivalent circuit in Fig.4, the holding capacitor voltage is obtained as follows:

$$V_{Cc}(t) = -\frac{I_o}{C_c} t + V_{\beta}, \quad (10)$$

Mode 7: When the C_c discharges completely, the rectifier diodes start to conduct and the load current freewheels through the rectifier.

Mode 8: At the end of the freewheeling period, S_2 is turned off with complete ZCS since there is no current in the device. This mode is a dead time between S_2 and S_4 .

Mode 9: S_4 is turned on. This turn-on process is also ZCS since the primary current can not be changed abruptly due to the leakage inductance. The primary current is linearly increased as follows:

$$I_p(t) = \frac{V_s}{L_{lk}} t. \quad (11)$$

The rectifier voltage is still zero. This is the end of an operating half cycle.




Fig. 4 Simplified Equivalent circuits.

III. Features and Characteristics

A. Simple Auxiliary Circuit

The rectifier circuits and their typical voltage waveforms of the previously presented ZVZCS converters [8,9] and the proposed converter are compared in Fig. 5. All rectifier circuits include neither lossy components nor additional active switches. The ZVZCS converter [9] includes the auxiliary circuit which consists of a transformer auxiliary winding, a small bridge rectifier, a small holding capacitor, and a small discharging diode and a passive clamp circuit as shown in Fig. 5(a). The auxiliary circuit looks a little bit complex even though two diodes can be eliminated by using the center tapped rectifier. The rectifier voltage is clamped by clamp capacitor voltage and this clamping voltage depends on the discharging resistor R_c . The rectifier voltage is usually designed with 120% of the nominal voltage nV_s . The clamp circuit, however, increases loss. The ZVZCS converter [8] includes the auxiliary circuit only which consists of three small diodes and two small capacitors as shown in Fig. 5(b). No clamp circuit is required. The auxiliary circuit looks a little bit simpler than that of Fig. 5(a). The peak rectifier voltage, however, is increased up to almost twice of the nominal voltage nV_s since the C_1 and C_2 in series and the leakage inductance are fully resonant during the transition from the freewheeling mode to the powering. This means the voltage stress of the rectifier diodes are almost twice of that of the converter in Fig. 5(a) and there exist a lot of circulating energy which also increases conduction loss. The proposed converter includes auxiliary circuit only which consists of a small capacitor and two small diodes. The auxiliary circuit is simplest. The peak rectifier voltage is not constant and it depends on the duty cycle as follows:

$$V_{rec-pk} = nV_s(2 - D). \quad (12)$$

The peak rectifier voltage is inversely proportional to the duty cycle as shown in Fig. 6 and the duty cycle should be high to get low rectifier voltage stress. The power supply designers usually push up the duty cycle as high as possible to get high efficiency. So, the low rectifier diodes voltage stress can be maintained practically and in turn, the circulating energy is also minimized. For example, if the duty cycle is 0.8, the peak rectifier voltage is limited by 120% of the nominal voltage nV_s , which is almost same as that of the usual passive clamp circuit.

B. Efficient Soft Switching

Neither lossy components such as saturable reactor nor additional active switch are involved to achieve ZVZCS. Besides, no large circulating energy is generated and no

additional clamp circuit is necessary since the secondary rectifier voltage is clamped to the clamping capacitor voltage plus the output voltage. All active and passive devices are operated under low voltage and current stresses. In addition, wide ZVZCS range, small duty cycle loss, no severe parasitic ringing are exhibited. So, the ZVZCS of the proposed converter is achieved very efficiently and cost effectively and most of problems of the previously presented ZVZCS converters[5-9] are solved. This means the proposed converter is very attractive for high power applications.




Fig. 5 Comparison of secondary rectifier circuits; (a) ZVS converter, (b) ZVZCS converter[9], (c) ZVZCS converter[8], (d) proposed converter.




Fig. 6 Peak rectifier voltage according to the duty cycle.

IV. Experimental Results

A 2.5 kW, 100 kHz prototype of the proposed ZVZCS-FB-PWM converter has been built and tested to verify the principle of operation. Fig. 7 shows the

experimental circuit with the part numbers of components used. The transformer is built using two PQ5050 cores in parallel with the turns ratio of $N1:N2=21:4$. The leakage inductance measured at the switching frequency is 3.6 μ H. IRGPC50UD2 IGBTs are used for the primary switches. PC50F4 diode is used for the secondary rectifier and C30P10Q schottky diode is used for freewheeling diode which allows the freewheeling current to flow not through the transformer secondary but through the schottky diode. The circulating energy and reverse recovery loss can be reduced since there is no diode reverse recovery in the schottky diode during the transition from the freewheeling mode to the powering. The clamping capacitor is 0.44 μ F.

Fig. 8 shows the waveforms of the primary voltage and current, and the secondary rectifier voltage and Fig. 9 shows their expended waveforms. It can be seen that the primary current is completely eliminated during the freewheeling period since the secondary rectifier voltage applies negative voltage to the leakage inductance. Fig. 10 shows the switching waveforms of lagging-leg switches. The current through the switch S2 is zero before turning off and thus, S2 is turned off with complete ZCS, no tail current is exhibited. A small current pulse when the S4 is turned on is the charging current of the output capacitance of S2. Figs. 11 and 12 show the waveforms of rectifier voltage and holding capacitor voltage and current and their expended waveforms. The holding capacitor voltage goes to the negative, which is because of the stray inductance of rectifier and auxiliary circuit layout. All waveforms are well matched with the expected.

Fig. 13 shows measured efficiency of the proposed converter. Maximum efficiency at full load is close to 95 %. Novel ZVZCS concept allows to use of low cost IGBTs (10-30 kHz recommended switching frequency) at a very high frequency (100 kHz) without any detrimental effect on the efficiency.




Fig. 7 Experimental circuit diagram of the proposed converter.




Fig. 8 Experimental waveforms of the primary voltage and current and secondary rectifier voltage.




Fig. 9 Extended waveforms of Fig. 7.




Fig. 10 ZCS waveforms of lagging-leg switches.




Fig. 11 Waveforms of secondary rectifier voltage and holding capacitor voltage and current.




Fig. 12 Waveforms of secondary rectifier voltage and holding capacitor voltage and current.




Fig. 13 Measured Efficiency of the proposed converter.

V. Conclusion

The novel ZVZCS-FB-PWM converter is presented and the operation, features, and characteristics are illustrated. Experimental results from the 2.5 kW, 100 kHz IGBT based prototype is shown to verify the operation principle.

It is shown that the clamping of rectifier diodes as well as the ZVZCS of the primary switches are achieved by adding a simple auxiliary circuit in the secondary. The auxiliary circuit consists of a small capacitor and two small diodes whose ratings are about 30% of main diodes. Neither lossy components involved nor additional active switches are involved to get ZVZCS and the secondary rectifier clamp circuit is eliminated. In addition, Distinctive advantages of the new circuit including ZVZCS with wide load range (IGBTs can be used), small duty cycle loss, low device voltage and current stresses, and low cost make the proposed converter very promising for high power (> 5 kW) applications with high power density.

References

- [1] "IGBT Designer's Manual," International Rectifier, El Segundo, CA, 1994.
- [2] J. A. Sabaté, V. Vlatkovic, R. B. Ridley, F. C. Lee, and B. H. Cho, "Design considerations for high-voltage high-power full-bridge zero-voltage-switched PWM converter," IEEE APEC Rec. 1990, pp. 275-284.
- [3] R. Redl, N. O. Sokal, and L. Balogh, "A novel soft switching full bridge dc/dc converter: analysis, design considerations, and experimental results at 1.5KW, 100KHz," IEEE PESC Rec. 1990, pp. 162-172.
- [4] G. Hua, E. X. Yang, Y. Jiang, and F. C. Lee, "Novel zero-current-transition PWM converters", IEEE PESC Rec. 1993, pp. 538-544.
- [5] K. Chen and T. A. Stuart, "1.6KW, 110kHz dc/dc converter optimized for IGBTs", IEEE Trans. on Power Electronics, Vol. 8, No. 1, pp.18-25, 1993.
- [6] J. G. Cho, J. Sabaté, G. Hua, and F. C. Lee, "Zero voltage and zero current switching full bridge PWM converter for high power applications," IEEE PESC Rec. 1994, pp. 102-108.
- [7] J. G. Cho, G. H. Rim, and F. C. Lee, "Zero voltage and zero current switching full bridge PWM converter secondary active clamp," IEEE PESC Rec. 1996, pp. 657-663.
- [8] E. S. Kim, K. Y. Cho, et. Al., "An improved soft switching PWM FB dc/dc converter for reducing conduction loss," IEEE PESC Rec. 1996, pp. 651-657.
- [9] Jung G. Cho, et. al., "Zero voltage and zero current switching full bridge PWM converter using transformer auxiliary winding," IEEE PESC 1997 Rec., pp. 227-232.