# Numerical Modeling of Linear Doping Profiles for 

# High Voltage Thin Film SOI Devices 

Shengdong Zhang, Johnny K. O. Sin*, Senior Member, IEEE,<br>Tommy M. L. Lai, and Ping K. Ko, Fellow, IEEE<br>Department of Electrical and Electronic Engineering<br>The Hong Kong University of Science and Technology<br>Clear Water Bay, Hong Kong


#### Abstract

A numerical model for obtaining linear doping profiles in the drift region of high voltage thin film SOI devices is proposed and experimentally verified. Breakdown voltage in excess of 612 V on LDMOS transistors with $0.15 \mu \mathrm{~m}$ SOI layer, $2 \mu \mathrm{~m}$ buried oxide, and $50 \mu \mathrm{~m}$ drift region is designed and demonstrated using this model. Theoretical and experimental dependence of the breakdown voltage on the drift region length are compared. Good agreement between the simulation and experimental results are obtained. Dependence of the breakdown voltage on the doping density and doping concentration slope in the linearly doped drift region is also investigated experimentally. Results indicate that an optimum concentration slope is needed in order to optimize the breakdown voltage in the thin film SOI devices with a linear doping drift region. Finally, a 600 V CMOS compatible thin film SOI LDMOS process is also described.


[^0]
## I. INTRODUCTION

In recent years, Silicon-On-Insulator (SOI) devices have attracted considerable attention in the area of VLSI applications due to its high speed performance, latchup immunity and superior isolation characteristics [1]. The advantage of superior isolation is also very important for Power Integrated Circuit (PIC) application as low voltage and high voltage devices are put together on the same chip. In addition, high voltage SOI devices exhibit lower on-resistance than junction isolation devices when used in high-side switching applications [2]. As the thickness of the SOI film reduces, it brings more merits to the VLSI device such as easier for isolation, higher packing density [3] and elimination of Kink effect [4]. With all these advantages, thin film SOI technology becomes very promising for PIC applications.

It has been verified theoretically and experimentally that high breakdown voltage can be achieved in thin film SOI devices with a linear doping profile in the drift region[5], [6], [7]. It is therefore important for the device designers to know how to realize the linear doping profile and be able to determine the optimum doping density for optimum breakdown and onresistance tradeoff. In our previous work, an numerical model was presented to design and implement systematically the linear doping profile in thin film SOI high voltage devices [7]. However, no experimental results were presented for model verification. In this paper, thin film SOI LDMOS transistors designed using the model are fabricated and characterized for model verification. Furthermore, a 600 V CMOS compatible thin film SOI-LDMOS process for fabricating the devices will also be presented.

## II. NUMERICAL MODELING

It was found that a continuous lateral doping profile can be achieved by using the lateral variation doping technique [8]. This technique uses a layer of oxide or photoresist with a
sequence of slit openings for masking of the impurity implantation. These slits are increasingly smaller towards the $\mathrm{P} / \mathrm{N}^{\top}$ voltage blocking junction from the N side as shown in Fig.1. The N type dopants implanted through the slits act as sources in the subsequent drive-in process. If the drive-in time is long enough, the implanted dopants will be smeared out, resulting in a continuous lateral doping profile. By optimizing the location and size of these small silt openings, a linear doping profile for high breakdown voltage can be achieved.

In order to understand the effect of the impurity distribution of a finite width impurity source described above after a diffusion process, an one-dimensional analytical model was developed [7]. The model was developed by first considering a constant total dopant $\mathrm{Q}_{\mathrm{T}}$ of an infinitely small slit in a diffusion process with constant diffusivity. Solving the diffusion equation for the line source gives [9]

$$
\begin{equation*}
C_{t}(x, t)=\frac{Q_{T}}{\sqrt{\pi \times D_{S i} \times t}} \times \exp \left(\frac{-x^{2}}{4 \times D_{S i} \times t}\right) \tag{1}
\end{equation*}
$$

where $\mathrm{C}_{\mathrm{t}}(\mathrm{x}, \mathrm{t})$ is the impurity distribution along the drift region for the line source after time t , and $\mathrm{D}_{\mathrm{Si}}$ is the constant diffusivity of the impurity in silicon. For a finite width impurity source, the impurity distribution $\mathrm{C}_{\mathrm{f}}(\mathrm{x}, \mathrm{t})$ after drive-in can be expressed as a continuous summation of the diffusion profiles of several line sources, and each line source has a constant dopant density $\mathrm{N}_{0} \mathrm{~d} \xi$ where $\mathrm{N}_{0}$ is the implanted impurity concentration before drive-in, $\mathrm{d} \xi$ is the width of the line source, and $\xi$ is the distance from the finite width impurity source. For an impurity source with a slit width of $2 \mathrm{x}_{0}$, impurity distribution of a finite width impurity source can be expressed as

$$
C_{f}(x, t)=\frac{N_{0}}{\sqrt{\pi \times D_{S i} \times t}} \times \int_{x-x_{0}}^{x+x_{0}} \exp \left(\frac{-\xi^{2}}{4 \times D_{S i} \times t}\right) d \xi
$$

$$
\begin{equation*}
=\frac{N_{0}}{2} \times \operatorname{erf}\left(\frac{x+x_{0}}{2 \times \sqrt{D_{S i} \times t}}\right)-\frac{N_{0}}{2} \times \operatorname{erf}\left(\frac{x-x_{0}}{2 \times \sqrt{D_{S i} \times t}}\right) \tag{2}
\end{equation*}
$$

If there are more than one slit opening on the oxide mask, the resultant impurity distribution profile will be equal to $R(x, t)$ which is the summation of all the finite impurity source, and can be expressed as

$$
\begin{align*}
& R(x, t)=C_{f 0}(x, t)+\sum_{1}^{n} C_{f i}(x, t) \\
& =\frac{N_{0}}{2} \times \operatorname{erf}\left(\frac{x+x_{0}}{2 \times \sqrt{D_{S i} \times t}}\right)-\frac{N_{0}}{2} \times \operatorname{erf}\left(\frac{x-x_{0}}{2 \times \sqrt{D_{S i} \times t}}\right)+ \\
& \sum_{1}^{n} \frac{N_{0}}{2} \times \operatorname{erf}\left(\frac{x-x_{0}-A_{i-1}}{2 \times \sqrt{D_{S i} \times t}}\right)-\frac{N_{0}}{2} \times \operatorname{erf}\left(\frac{x-x_{0}-A_{i-1}-x_{i}}{2 \times \sqrt{D_{S i} \times t}}\right) \tag{3}
\end{align*}
$$

where $\mathrm{A}_{\mathrm{i}-1}$ is the distance between two adjacent slits, $\mathrm{X}_{\mathrm{i}}$ is the size of the i -th slit opening as shown in Fig.1a, $\mathrm{C}_{\mathrm{f} 0}(\mathrm{x}, \mathrm{t})$ and $\mathrm{C}_{\mathrm{fi}}(\mathrm{x}, \mathrm{t})$ are the impurity concentration of the first and the i -th impurity source after diffusion time t . Using the lateral variation doping technique, an impurity profile can be obtained as described by Eq.(3).

An algorithm was developed to obtain systematically the design parameters (i.e. $\mathrm{x}_{\mathrm{i}}, \mathrm{A}_{\mathrm{i}-1}$, and the number of slits) for implementing the optimum linear doping profile [7]. The design parameters can be obtained by matching the resultant impurity distribution profile $R(x, t)$ from Eq.(3) with an ideal doping profile $\mathrm{C}_{\mathrm{opt}}(\mathrm{x})$ for all values of x . To implement this matching methodology, a computer program was developed [7]. The program is divided into three parts. The first part of the program determines the design parameters for the first and second slits. The second part is then used to determine the design parameters for the other slits except the last one. Finally, the program will determine the design parameters for the last slit. Once the optimum linear doping profile is obtained, breakdown voltage of the device can be obtained
either numerically by MEDICI [10] or experimentally. Values of the design parameters obtained from the program for implementing the linear doping profiles for devices with different drift region lengths are listed in Table 1.

## III. FABRICATION PROCESS

A 600 V CMOS compatible thin film SOI LDMOS process is designed and implemented. The various processing steps are designed using the two-dimensional simulator TSUPREM [11]. The starting SOI substrates have a $0.15 \mu \mathrm{~m}$ thick silicon layer and a $2 \mu \mathrm{~m}$ thick buried oxide. The background doping concentration of the silicon layer is $1 \times 10^{15} \mathrm{~cm}^{-3}$. The simplified process flow is illustrated in Fig. 2 and described as follows.

The process begins by silicon mesas formation using reactive ion etching. After that, a 0.1 $\mu \mathrm{m}$ thick LTO ( lower temperature oxide) is deposited, and following that is photoresist deposition. The drift region mask is then used to define the slit width and slit spacing on the photoresist as shown in Fig.2a. Following that is the phosphorous implantation into the SOI layer to form the drift region. The implantation energy is 60 KeV , and different dosages are selected to determine experimentally the dependence of the breakdown voltage on the doping density in the linearly doped drift region. The dosages used are ranging from $3.6 \times 10^{12} \mathrm{~cm}^{-2}$ to $6 \times 10^{12} \mathrm{~cm}^{-2}$. After photoresist striping, a $0.4 \mu \mathrm{~m}$ thick LTO is deposited to prevent impurity out-diffusion into the ambient during the drive-in step. The drive-in step is performed in an inert ambient for 580 minutes at $1200^{\circ} \mathrm{C}$ to smear-out the impurity for obtaining a linear doping profile along the drift region.

After the drift drive-in, the gate region is defined along with the opening of the drain region. A gate oxide of $500 \AA$ A is then grown thermally. Following that, a $0.5 \mu \mathrm{~m}$ Poly-Si for gate electrode is deposited by LPCVD. After the gate is defined, the $P$ channel region is
formed by a self-aligned boron implantation and a subsequent drive-in step as shown in Fig.2b. The dose and energy for the boron implantation are $4 \times 10^{12} \mathrm{~cm}^{-2}$ and 33 KeV , respectively, and the temperature and time for the drive-in are $1100^{\circ} \mathrm{C}$ and 120 minutes, respectively. Next, a phosphorous implantation is carried out to dope the drain and source regions. The dose and energy are $7 \times 10^{14} \mathrm{~cm}^{-2}$ and 90 KeV , respectively. After this, the $\mathrm{P}^{++}$region is defined, and boron is implanted to form segmented source for the P-channel region contact as shown in Fig.2c. The dose and energy are $4 \times 10^{15} \mathrm{~cm}^{-2}$ and 33 KeV , respectively.

Finally, a $0.5 \mu \mathrm{~m}$ thick LTO is deposited, and the contact holes to gate, source, and drain are defined after the LTO densification at $950^{\circ} \mathrm{C}$ for 30 minutes. The metallization is followed by sputtering of $\mathrm{Al} / \mathrm{Si}$ (99:1) to form metal electrodes as shown in Fig.2d. The wafers are then sintered at $400^{\circ} \mathrm{C}$ for 30 minutes.

## IV. RESULTS AND DISCUSSION

Fig. 3 shows the micrograph of an experimental thin film SOI LDMOS transistor fabricated using the above process. Transistors with drift region lengths of 30,40 , and $50 \mu \mathrm{~m}$ are obtained. Fig. 4 shows the forward conduction characteristics of the LDMOS transistor with a drift region length of $50 \mu \mathrm{~m}$, SOI thickness of $0.15 \mu \mathrm{~m}$, and buried oxide thickness of 2 $\mu \mathrm{m}$. The transistor has a threshold voltage of 1.6 V , an active area of $0.12 \mathrm{~mm}^{2}$, and a specific on-resistance of about $50 \Omega . \mathrm{mm}^{2}$. The drain to source breakdown characteristic of the transistor is shown in Fig. 5 with a breakdown voltage in excess of 612 V .

Fig. 6 shows the experimental dependence of the breakdown voltage on the drift region length. The breakdown voltage of the transistors with drift region lengths of 30,40 , and 50 $\mu \mathrm{m}$ are 421,540 , and 612 V , respectively. All the transistors are with a SOI thickness of 0.15 $\mu \mathrm{m}$ and buried oxide thickness of $2 \mu \mathrm{~m}$. The simulated breakdown voltages obtained using the
model in Section II are also shown for comparison. Very good agreement between experimental and simulation results are obtained. These results are also consistent with those reported in earlier works [5], [12].

Fig. 7 shows the experimental dependence of the breakdown voltage on the doping density in the linearly doped drift region with drift lengths of 30,40 , and $50 \mu \mathrm{~m}$. The doping density in the drift region was calculated by multiplying the total implantation dose with the ratio of the slit width to the total drift length. It can be seen from Fig. 7 that breakdown voltage increases with the increase in the doping density in the drift region up to a maximum value, and then reduces with further increase in the doping density. On the other hand, the slope of the linear doping profile, $G$, in the drift region can be expressed by obtaining the area under the concentration versus distance plot (Fig.1b) as

$$
\begin{equation*}
G=\frac{2}{W}\left(\frac{Q_{d}}{t_{s}}\right) \tag{4}
\end{equation*}
$$

where $\mathrm{Q}_{\mathrm{d}}$ is the doping density in the drift region, W is the drift region length and $\mathrm{t}_{\mathrm{s}}$ is the SOI film thickness. Since the background doping in the drift region is much less than $Q_{d}$, it is ignored in the above expression. Fig. 8 shows the experimental dependence of the breakdown voltage on the slope of the linear profile, G, for drift lengths of 30,40 , and $50 \mu \mathrm{~m}$. Results indicate that the optimum breakdown voltage for the different drift lengths are obtained at a similar concentration slope. The relationship between the breakdown voltage and the doping density (also the concentration slop) can be explained as follows.

A cross section of the transistor defining the various dimensions is shown in Fig.9. This structure is used to obtain the dependence of the lateral electric field in the drift region on the doping density and the slope of the linear doping profile. The vertical component of the electric field $E_{y}(x, y)$ in the drift region and the potential $\psi(x, 0)$ at the top surface of the drift
region can be expressed as [5]

$$
\begin{gather*}
E_{y}(x, y)=\frac{q N(x)}{K_{s} \varepsilon_{o}} y, \quad \text { and }  \tag{5}\\
\psi(x, 0)=\left(\frac{t_{s}}{2}+\frac{K_{s}}{K_{o x}} t_{o x}\right) E_{y}\left(x, t_{s}\right), \tag{6}
\end{gather*}
$$

respectively, for $0<x<W$ and $0<y<t_{s} . K_{s}$ and $K_{\text {ox }}$ are the relative permitivities of silicon and silicon dioxide, respectively, $N(x)$ is the impurity concentration in the drift region, and $t_{s}$ and $t_{0 x}$ are the thickness of the SOI and buried oxide layers, respectively. From Eq.(5), we have

$$
\begin{equation*}
E_{y}\left(x, t_{s}\right)=\frac{q N(x)}{K_{s} \varepsilon_{o}} t_{s} \tag{7}
\end{equation*}
$$

Substituting Eq.(7) into (6) we have

$$
\begin{equation*}
\psi(x, 0)=\frac{q N(x)}{K_{s} \varepsilon_{o}}\left(\frac{t_{s}}{2}+\frac{K_{s}}{K_{o x}} t_{o x}\right) t_{s} \tag{8}
\end{equation*}
$$

Differentiating Eq.(8) we have

$$
\begin{equation*}
E_{x}(x, 0)=\frac{q t_{s}}{K_{s} \varepsilon_{o}}\left(\frac{t_{s}}{2}+\frac{K_{s}}{K_{o x}} t_{o x}\right) \frac{d}{d x} N(x) \tag{9}
\end{equation*}
$$

Since $\mathrm{dN}(\mathrm{x}) / \mathrm{dx}$ is the slope of the doping profile $(\mathrm{G})$ in the drift region, $\mathrm{E}_{\mathrm{x}}(\mathrm{x}, 0)$ is proportional to the slope of the doping profile, and also proportional to the doping density in the linearly doped drift region as defined in Eq.(4). Thus when the doping density is low, the lateral electrical field established along the drift region will cause the depletion layer to extend to the $\mathrm{N}^{+}$drain region at a relatively lower voltage. After the depletion layer reaches the $\mathrm{N}^{+}$region, a high electric field is established at the $\mathrm{N} / \mathrm{N}^{+}$junction due to field crowding at the $\mathrm{N}^{+}$region. Further increase in the applied voltage will cause device breakdown, resulting in a low breakdown voltage. On the other hand, as the doping density is increased, a higher and uniform electric filed can be established along the drift region. Thus, a higher breakdown
voltage can be obtained. The doping density should be high enough so that optimum breakdown is occurred when the depletion layer reaches the $\mathrm{N}^{+}$drain. Any increase in doping density beyond this value will result in a high electric field built up along the drift region (as given by Eq.(9)). In such case, breakdown occurs before the depletion region reaches the $\mathrm{N}^{+}$ drain region, again resulting in a non-optimum breakdown voltage.

## V. CONCLUSION

A systematic approach to design and implement high voltage thin-film SOI devices with linear doping profile in the drift region is proposed. The validity of the approach is verified experimentally in this work. Breakdown voltages in excess of 612,540 , and 425 V are obtained for the LDMOS transistors with drift region length of 50,40 , and $30 \mu \mathrm{~m}$, respectively. All of the transistors are with a SOI thickness of $0.15 \mu \mathrm{~m}$ and buried oxide thickness of $2 \mu \mathrm{~m}$. Dependence of the breakdown voltage on the doping density and concentration slope in the linearly doped drift region are investigated. The results indicate that in order to obtain the optimum breakdown voltage, the doping density or concentration slope in the drift region has to be optimized. The systematic approach provided in this paper allows this optimization to be done efficiently.

## ACKNOWLEDGMENT

The authors would like to thank Vitelic (H. K.) Ltd. for providing the ion implantation process, and the fabrication staffs at the HKUST for helping with the processing. We would also like to acknowledge the use of the MEDICI and TSUPREM simulators from Technology Modeling Associate, Inc. This work was supported by the RGC Competitive Earmarked Research Grant, Hong Kong Government, HKUST546/94E.

## References

[1] Jean-Pierre Colinge, "Silicon-on-Insulator Technology: Materials to VLSI," Kluwer Academic Publishers, Chap. 1, pp. 2-5, 1991.
[2] E. Arnold, S. Merchant, M. Amato, S. Mukherjee, and H. Pein, "Comparison of junction isolated and SOI high voltage devices operating in the source-follower mode," Proc. 4th Int. Symp Power Semiconductor Devices and IC's, pp. 242-243, 1992.
[3] M. Haond, "Lateral isolation in SOI CMOS technology," IEEE SOS/SOI Technology Conference, pp. 117-118, 1990.
[4] J. P. Colinge, "Reduction of floating substrate effect in thin-film SOI MOSFET's" Electron Lett., vol. 22, pp.187-188, 1986.
[5] S. Merchant, E. Arnold, H. Baumgart, S. Mukherjee, and H. Pein, and R. Pinker, "Realization of high breakdown voltage ( $>700 \mathrm{~V}$ ) in thin SOI devices," Proc. 3rd Int. Symp. Power Semiconductor Devices and IC's, pp. 31-35, 1991.
[6] S. Merchant, "Arbitrary lateral Diffusion profiles," IEEE Trans. Electron Devices, vol. 42, no. 12, pp. 2226-2230, 1995.
[7] T. M. L. Lai, J. K. O. Sin, M. Wang, V. M. C. Poon, and P. K. KO, "Implementation of linear doping profile for high voltage thin-film SOI device,"Proc. 7th Int. Symp. Power Semiconductor Devices and IC's, pp. 315-320, 1995.
[8] R. stengl and U. Gosel, "Variation of lateral doping - A new concept to avoid high voltage breakdown of planar junctions,"IEDM Tech. Dig., pp. 154-157, 1985.
[9] J. Crank, "The Mathematics of Diffusion," Second Edition, Oxford University Press, Chap.3, pp. 38-39, 1975.
[10] "MEDICI User’s Manual, Version 1," Technology Modeling Associates, Inc., 1992.
[11] "TSUPREM-4 User's Manual, Version 5," Technology Modeling Associates, Inc., 1992.
[12] S. Merchant, E. Arnold, H. Baumgart, R. Egloff, T. Letavic, S. Mukherjee, and H. Pein, "Dependence of breakdown voltage on drift length and buried oxide thickness in SOI RESURF LDMOS transistors," Proc. 5th Int. Symp. Power Semiconductor Devices and IC's, pp. 124128, 1993.

## List of Figures

Fig.1. Schematic of lateral variation doping technique. (a) Cross-section of drift region, (b) doping profile along drift region. The rectangles and solid line indicate the doping profile before and after drive-in, respectively, and the dashed lines indicate discrete source impurity profile after drive-in.

Fig. 2. Cross-sectional diagram of the thin film SOI LDMOS transistor process.
Fig. 3. Experimental micrograph of a thin film SOI LDMOS transistor with a drift region length of $50 \mu \mathrm{~m}$.

Fig. 4. Experimental forward conduction characteristics of the LDMOS transistor shown in Fig.3.

Fig. 5. Experimental breakdown characteristic of the LDMOS transistor shown in Fig.3.
Fig. 6. Experimental and simulated dependence of the breakdown voltage on the drift region length.

Fig. 7. Experimental dependence of the breakdown voltage on the doping density in the linearly doped drift region.

Fig. 8. Experimental dependence of the breakdown voltage on the impurity concentration slope in the linearly doped drift region.

Fig. 9. Schematic cross-section of a thin film SOI LDMOS transistor with the corresponding dimensions

## List of Table

Table I. Summary of the design parameters for implementing linear doping profiles for different drift lengths.


Doping concentration


Lateral distance
(b)

$$
\text { Fig. } 1
$$


Fig-2


$$
\text { Fig, } 3
$$



$$
\text { Fig. } 4
$$



$$
F_{i g} .5
$$



Fig. 6


Fig. 7
( $)$


Fig. $f$


[^0]:    * Please send all the correspondence to Johnny K. O. Sin at the above address.

