



On Local Activity and Edge of Chaos in a NaMLab Memristor

Alon Ascoli^{1,2*}, Ahmet S. Demirkol¹, Ronald Tetzlaff^{1,2}, Stefan Slesazeck³, Thomas Mikolajick^{3,4} and Leon O. Chua⁵

¹ Faculty of Electrical and Computer Engineering, Institute of Circuits and Systems, Technische Universität Dresden, Dresden, Germany, ² Department of Microelectronics, Brno University of Technology, Brno, Czechia, ³ Nano-electronic Materials Laboratory gGmbH, Dresden, Germany, ⁴ Institute für Halbleiter- und Mikrosystemtechnik, Technische Universität Dresden, Dresden, Germany, ⁵ Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, Berkeley, CA, United States

OPEN ACCESS

Edited by:

Kyeong-Sik Min,
Kookmin University, South Korea

Reviewed by:

Guangyi Wang,
Hangzhou Dianzi University, China
Maheshwar Sah,
Tj Maxx, United States
Fank Wang,
University of Kent, United Kingdom
Mauro Forti,
University of Siena, Italy

*Correspondence:

Alon Ascoli
alon.ascoli@tu-dresden.de

Specialty section:

This article was submitted to
Neuromorphic Engineering,
a section of the journal
Frontiers in Neuroscience

Received: 09 January 2021

Accepted: 20 February 2021

Published: 20 April 2021

Citation:

Ascoli A, Demirkol AS, Tetzlaff R,
Slesazeck S, Mikolajick T and
Chua LO (2021) On Local Activity and
Edge of Chaos in a NaMLab
Memristor.
Front. Neurosci. 15:651452.
doi: 10.3389/fnins.2021.651452

Local activity is the capability of a system to amplify infinitesimal fluctuations in energy. Complex phenomena, including the generation of action potentials in neuronal axon membranes, may never emerge in an open system unless some of its constitutive elements operate in a locally active regime. As a result, the recent discovery of solid-state volatile memory devices, which, biased through appropriate DC sources, may enter a local activity domain, and, most importantly, the associated stable yet excitable sub-domain, referred to as edge of chaos, which is where the seed of complexity is actually planted, is of great appeal to the neuromorphic engineering community. This paper applies fundamentals from the theory of local activity to an accurate model of a niobium oxide volatile resistance switching memory to derive the conditions necessary to bias the device in the local activity regime. This allows to partition the entire design parameter space into three domains, where the threshold switch is locally passive (LP), locally active but unstable, and both locally active and stable, respectively. The final part of the article is devoted to point out the extent by which the response of the volatile memristor to quasi-static excitations may differ from its dynamics under DC stress. Reporting experimental measurements, which validate the theoretical predictions, this work clearly demonstrates how invaluable is non-linear system theory for the acquirement of a comprehensive picture of the dynamics of highly non-linear devices, which is an essential prerequisite for a conscious and systematic approach to the design of robust neuromorphic electronics. Given that, as recently proved, the potassium and sodium ion channels in biological axon membranes are locally active memristors, the physical realization of novel artificial neural networks, capable to reproduce the functionalities of the human brain more closely than state-of-the-art purely CMOS hardware architectures, should not leave aside the adoption of resistance switching memories, which, under the appropriate provision of energy, are capable to amplify the small signal, such as the niobium dioxide micro-scale device from NaMLab, chosen as object of theoretical and experimental study in this work.

Keywords: memristors, non-linear device modeling, circuit- and system-theoretic methods, theory of non-linear dynamics, local activity theory, physical principle of the edge of chaos

1. INTRODUCTION

In recent years, both industry and academia have been devoting efforts toward the exploration of new materials for the fabrication of novel devices, which, combining a number of functionalities within a limited physical volume, may allow the circuit implementation of disruptive computing strategies, allowing to keep the integrated circuit performance (IC) trend predicted by Moore (1965) in the years to come, despite scientists/companies attempting to reduce CMOS transistor dimensions further shall inevitably face a progressive technological/economical failure (Global Foundries Ltd., 2018). In this regard, one of the nanotechnologies with the greatest potential for future electronics (Williams, 2017; Zidan et al., 2018) allows the realization of disruptive circuit elements, known as *memory-resistors*, or *memristors* for short (Chua, 1971, 2014, 2015; Chua and Kang, 1976). While the most economically profitable application field of these two-terminal devices is the non-volatile memory sector (Mikolajick et al., 2009; Ielmini and Waser, 2016), their inherently rich dynamical behavior allows to use them alternatively for sensing or processing data. Their peculiar capability to merge a number of different functionalities locally makes them the key nanotechnology enabler toward the future hardware implementation of novel ground-breaking information processing paradigms, including in-memory-computing (Ielmini and Wong, 2018), bio-inspired mem-computing (Di Ventra and Traversa, 2018; Xia and Yang, 2019; Ascoli et al., 2020b,c, 2021; Tetzlaff et al., 2020), and bio-sensing (Tzouvadaki et al., 2016, 2020) strategies.

Moreover, the use of appropriate materials in their fabrication allows to adopt them as basic building blocks of biomimetic neuromorphic circuits (Burr et al., 2015; Yi et al., 2018; Bohachuk et al., 2019; Fuller et al., 2019; Serb et al., 2020). In this respect, given that the memory and learning capabilities of biological synapses may be rather accurately captured by non-volatile memristor models (Chua, 2013), and that potassium and sodium ion channels in biological axon membranes essentially are volatile memristors (Ascoli et al., 2020a), as formulated in 1952 from Hodgkin and Huxley in a seminal paper (Hodgkin and Huxley, 1952), for which they were awarded the Nobel Prize in Physiology in 1961, and theoretically proved out in 2012 from Chua in a milestone manuscript (Chua et al., 2012), explaining several paradoxes that arose from their erroneous identification as time-varying resistances, we may conclude that resistance switching memories shall definitely play a fundamental role in the development of bio-realistic hardware implementations of the human brain in the incoming years.

Scientists have already highlighted the capability of certain memristor physical realizations, capable to retain the information stored in their states under zero input, and featuring a finely tunable resistance, to mimic accurately the biological functionalities of synapses (Indiveri et al., 2013). Most importantly, in relation to the research work presented in this paper, other real-world memristors, which fail to store data under no power, but operate excellently as selector devices in non-volatile crossbar memory arrays, allowing to address sneak-path current issues (Zidan et al., 2013), share with the potassium

and sodium ion channels the capability to amplify infinitesimal fluctuations in energy, a fundamental property also referred to as *local activity* (LA) (Mainzer and Chua, 2013), making them ideal candidates to build reliable electronic implementations of spiking neurons.

In order to study the complex dynamics, which volatile memristors, blessed with the capability to enter the locally active regime, and, most importantly, its sub-regime, known as *edge of chaos* (EOC) (Mainzer and Chua, 2013), where the seed of complexity is actually planted, may induce in circuits, which accommodate them, recurring to the foundations of the LA theory¹ (Chua, 2005) is absolutely necessary². In this regard, the present manuscript employs concepts from the theory of complexity (Mainzer and Chua, 2013) as well as non-linear circuit-centered (Chua, 1987) and system (Ascoli et al., 2019; Corinto et al., 2020) theory-centered methods to analyze an experimentally validated simple yet accurate model of a micro-scale volatile memristor³ from NaMLab gGmbH (Mähne et al., 2013; Wylezich et al., 2014), allowing us to explain how to stabilize an operating point lying on the negative differential resistance (NDR) region of the device DC current-voltage characteristic, and to draw a comprehensive picture of the possible operating modes of the microstructure. It is instructive to observe that gaining a complete understanding of the non-linear dynamics of particular miniaturized resistance switching memories, which are capable to amplify the small signal superimposed on top of an appropriate bias level, e.g., those realized by Hewlett Packard (Pickett and Williams, 2012) or the ones manufactured at the NaMLab facilities and investigated in this manuscript, is a fundamental pre-requirement toward the future development of a systematic and conscious approach to design bio-inspired spiking neural networks, which, employing memristive electronic implementations of biological neurons (Pickett et al., 2013), are expected to reproduce the extraordinarily rich panorama of computing functionalities of the human brain (Pickett and Williams, 2013) beyond the current capabilities of traditional purely CMOS hardware (Chicca et al., 2014).

This article holds a strong pedagogical role, providing a legacy of theoretical knowledge to the next generation of scientists interested in the design of neuromorphic electronics. To the best of our knowledge, this is the very first time that the application of circuit and system-theoretic methods, supported by experimental validation, allows to draw a complete classification of all the admissible operating domains of a memristor, namely the LP, the LA, and the EOC regimes, under both voltage and current control. Importantly, this work paves the way toward the development of a novel systematic neuromorphic hardware design approach, in

¹A novel interesting perspective to interpret concepts from the LA theory has been recently provided in Garay (2017).

²The literature holds a number of impressive works, in which methods from the LA theory have been adopted to explain complexity in systems from disparate fields, including biology (Dogaru and Chua, 1998) and electronics (Min and Chen, 2004).

³An **Appendix** at the end of the paper provides a brief overview on the fabrication, material composition, geometric structure, and physics of the threshold switch under study.

which variability-tolerant measures may be consciously taken to prevent its basic components from exiting safe operating modes.

In regard to the structure of the article, section 2 explores the DC behavior of the voltage-controlled volatile memristor from NaMLab, identifying the conditions that allow to bias the micro-scale device along the NDR region of its DC characteristic, where it is said to operate in the locally active regime. Section 3 introduces a rigorous discussion on the device LA, namely its capability to amplify infinitesimal fluctuations in energy, on the basis of the analysis of its small-signal equivalent circuit model, identifying also the conditions under which the NbO memristor may enter the “pearl” (Chua, 2005) embedded in the LA domain, namely the EOC, and, providing, finally, a complete classification of all the possible operating regimes of the threshold switch. Importantly, on the basis of concordant experimental measurements and model predictions, section 4 clarifies once and for all when and how does the response of the threshold switch to quasi-static stimuli differs from its DC behavior. A brief discussion, pinpointing the significance of this research work for the future development of a systematic method to design artificial neural networks capable to operate according to the same mem-computing principles lying at the basis of the human brain information processing paradigm, is provided in section 5. Conclusions are finally drafted in section 6. An **Appendix** with supplementary information on the microstructure under our magnifying glass in this work is provided in section 6.

2. EXPLORATION OF LA AND EOC IN AN NBO VOLATILE MEMRISTOR

The next section introduces a purely mathematical yet accurate model of a micro-scale niobium oxide (NbO) volatile memristor manufactured at NaMLab gGmbH (Mähne et al., 2013; Wylezich et al., 2014). Under the time invariance assumption⁴, each two-terminal circuit element from the class of *voltage-controlled extended memristors* is defined via the following *differential algebraic equation* (DAE) set⁵ (Chua, 2018):

$$\frac{d\mathbf{x}}{dt} = \mathbf{g}(\mathbf{x}, v_m), \quad (1)$$

$$i_m = G(\mathbf{x}, v_m) \cdot v_m, \quad (2)$$

where v_m (i_m) stands for the voltage (current) falling across (flowing through) the one-port⁶, $\mathbf{x} \triangleq [x_1, x_2, \dots, x_k]^T \in \mathbb{R}^k$ denotes in general a k -dimensional memory state⁷, while both *state evolution function* $\mathbf{g}(\cdot, \cdot): \mathbb{R}^k \times \mathbb{R} \rightarrow \mathbb{R}^k$ and *memductance function* $G(\cdot, \cdot): \mathbb{R}^k \times \mathbb{R} \rightarrow \mathbb{R}$ depend upon state and input

⁴A circuit element is said to be *time invariant* if its input–output behavior does not change over time.

⁵The model of a current-controlled extended memristor may be derived *mutatis mutandis* from Equations (1) and (2) by invoking the duality principle (Chua, 1987).

⁶The memristor voltage v_m (current i_m) is also referred to as the input or control (output) variable of a voltage-controlled memristor. By the duality principle (Chua, 1987), a similar nomenclature may be adopted *mutatis mutandis* for a current-controlled memristor.

⁷The memory state vector \mathbf{x} of a volatile memristor is unable to store information, not even in digital binary form, for zero input. Therefore, precisely, it should be interpreted as a *volatile memory state*.

variables. Importantly, the inequality $G(\mathbf{x}, 0) \neq \infty$ must hold true, i.e., the memductance function has to be finite for zero voltage in order for the model of an extended memristor to capture its *coincident zero-crossing signature*, which establishes that the output of the device always crosses the time axis at the same instants as its input⁸.

In case the memductance function is independent of the voltage stimulus, the DAE set (1) and (2) reduces to

$$\frac{d\mathbf{x}}{dt} = \mathbf{g}(\mathbf{x}, v_m), \quad (3)$$

$$i_m = G(\mathbf{x}) \cdot v_m, \quad (4)$$

and the one-port is said to belong to the class of *voltage-controlled generic memristors*.

Figure 1 illustrates the steps necessary to derive the DC current-voltage locus of a first-order voltage-controlled extended memristor⁹ (Chua, 2014) systematically. It is worth to pinpoint that, actually, this rigorous procedure is never carried out in the lab. In fact, among experimentalists, it is common practice to perform *quasi-DC tests* (Chua, 2015), also referred to as *quasi-static measurements*, to characterize the DC current (voltage) response of a voltage (current)-controlled memristor. However, as will be clarified in section 4, extra care should be taken in the selection of the kind of excitation stimulus, i.e., a voltage or a current source, to use for the quasi-static test on a device sample in order to measure a close approximation to its DC characteristic.

2.1. Application of a Non-linear System Identification Technique for Modeling a NbO Volatile Memristor

The *Unfolding Theorem*¹⁰ (Chua, 2011) defines a non-linear system identification method, which allows to determine a purely mathematical description of a memristor device in the voltage-current domain on the basis of a set of experimental data, without requiring a preliminary understanding of the physical mechanisms underlying the device operating principles. Applying this theorem, under low current operation¹¹ the

⁸If the constraint $G(\mathbf{x}, 0) \neq \infty$ were not included in the definition of an extended memristor, the DAE set (1) and (2) could be used to model other dynamic circuit elements, e.g., linear capacitors and inductors (Chua, 2014).

⁹Invoking the duality principle (Chua, 1987) a similar recipe may be written down *mutatis mutandis* for the determination of the DC voltage-current characteristic of a first-order current-controlled extended memristor.

¹⁰Referring to a first-order voltage-controlled extended memristor, the *Unfolding Theorem* (Chua, 2011) envisages the expansion of the state evolution function $\mathbf{g}(\mathbf{x}, v_m)$ in Equation (1) and of the memductance function $G(\mathbf{x}, v_m)$ in Equation (2), for $\mathbf{x} = x$, into sums and products of polynomial series in input and state variables.

¹¹Keeping the maximum current flowing through the device below an upper bound of about 15 mA, the threshold switching dynamics emerging in the NbO micro-film are not found to be accompanied by non-volatile memory effects. However, if higher currents are let flow through the device, the latter is found to feature distinct resistive levels for no input (Mähne et al., 2013) besides maintaining an abrupt switching behavior upon excitation. For modeling the NbO memristor accurately under these circumstances, the dynamic law of another non-volatile memory state needs to be specified (Slesazek et al., 2016). Since the device was operated in the low current regime during all the experimental investigations associated to this research, a volatile memristor model is adopted




FIGURE 1 | Rigorous method for the determination of the DC current-voltage locus of a first-order voltage-controlled extended memristor.

non-linear dynamics of a micro-scale NbO volatile resistance switching memory from NaMLab was found to be captured accurately by a voltage-controlled generic memristor model, reading as the DAE set (3) and (4), where the state evolution and memductance functions are respectively, expressed by

$$g(x, v_m) = a_0 + a_1 \cdot x + (b_2 + c_{21} \cdot x + c_{22} \cdot x^2 + c_{23} \cdot x^3 + c_{24} \cdot x^4 + c_{25} \cdot x^5) \cdot v_m^2, \text{ and} \quad (5)$$

$$G(x) = d_0 + d_1 \cdot x + d_2 \cdot x^2 + d_3 \cdot x^3 + d_4 \cdot x^4, \quad (6)$$

in which the coefficient values, tuned through a standard optimization procedure, are reported in **Table 1**.

2.2. DRM- and Circuit-Theoretic Based Investigations of the Device DC Response

Following the iterative procedure given in **Figure 1**, the voltage V_s of a hypothetical DC source, inserted in parallel to the NbO device, is varied in small steps from 0 V to 1.046 V, and, for each value of the voltage $V_m = V_s$, which consequently falls across the memristor¹², the following operations are executed.

- All the possible zeros X_I, X_{II}, \dots , and X_n of the associated state evolution function $g(x, V_s)$ in Equation (5) are first calculated.

in this manuscript to capture the dynamics of the NbO threshold switch. However, for pedagogical reasons, and for the sake of completeness, some of the theoretical results, descending from the analysis of this model, e.g., the device DC current-voltage characteristic, shall cover also the high current regime.

¹² V_m, X , and I_m denote the DC values for memristor voltage, state, and current, respectively. The triplet (V_m, X, I_m) defines a DC operating point for the memristor.

TABLE 1 | Values assigned to the coefficients of the polynomial series developments of state evolution function (5) and memductance function (6) in the proposed NbO micro-device model (3) and (4).

a_0	a_1	b_2	c_{21}	c_{22}
$5.19 \cdot 10^9$	$-2.05 \cdot 10^7$	$7.21 \cdot 10^9$	$-0.07 \cdot 10^9$	$2.27 \cdot 10^5$
c_{23}	c_{24}	c_{25}	d_0	d_1
$-2.40 \cdot 10^2$	$1.25 \cdot 10^{-1}$	$-2.69 \cdot 10^{-5}$	$6.50 \cdot 10^{-3}$	$-6.66 \cdot 10^{-5}$
d_2	d_3		d_4	
$2.14 \cdot 10^{-7}$	$-2.14 \cdot 10^{-10}$		$1.19 \cdot 10^{-13}$	

A voltage-controlled memristor DAE set (1) and (2), adapted to the first-order case, and with $g(x, v_m)$ and $G(x, v_m)$ expressed as sums and products of polynomial series in input and state variables, was chosen as model template. Adopting a bottom-up approach, a standard optimization procedure was set in place to massage the coefficients of the simplest possible form of the polynomial-based model template so as to decrease the cumulative Relative Root Mean Quadratic Error (RRMQE) between a multivariate set of experimental data extracted from a device sample and the corresponding model predictions below a predefined threshold. The complexity of the two series expansions was progressively increased after ensuring that any possible simpler model would fail to meet the objective of the optimization procedure. As compared to the parameter setting, tabulated in Ascoli et al. (2015), where the proposed model was originally formulated, an additional fine tuning of the real coefficients in the polynomial series expansions of $g(x, v_m)$ and $G(x, v_m)$ was carried out so as to fit the DAE set to experimental data extracted from a different NbO micro-scale device sample.

- The n memory state DC values are then inserted into Ohm's law (4) to obtain the associated currents $I_{m,I} = G(X_I) \cdot V_s$, $I_{m,II} = G(X_{II}) \cdot V_s, \dots$, and $I_{m,n} = G(X_n) \cdot V_s$, where the memductance function is expressed by Equation (6).
- The n DC voltage-current pairs $(V_s, I_{m,I}), (V_s, I_{m,II}), \dots$, and $(V_s, I_{m,n})$ are subsequently plotted on the voltage-current plane.

Interpolating all the points, obtained through the entire cycle of iterations, delivers, finally, the DC characteristic of the micro-scale device.

Figure 2A shows all the possible DC operating points of the memristor state, i.e., all the X -values, at which the state equation (3), with state evolution function (5), vanishes, for each V_m value. Correspondingly, using Ohm's law (4), with memductance function (6), the locus of the memory state DC operating point X vs. the device DC current I_m is found to be illustrated by **Figure 2B**. Importantly, X is a multi (single)-valued function of the memristor DC voltage (current) for $V_m \in [V_{m,a}, V_{m,b}] = [0 \text{ V}, 1.046 \text{ V}]$ ($I_m \in [I_{m,a}, I_{m,b}] = [0 \text{ A}, 500 \text{ mA}]$), assuming values in the set¹³ $[X_a, X_b] = [253, 1722]$. Finally, with reference to **Figure 2**, on the basis of plots (A) and (B), for each memristor DC voltage value, all the possible DC currents, which may flow through the two-terminal circuit element, are displayed in plot (C), which represents the DC I_m - V_m characteristic¹⁴ of the threshold switch from NaMLab.

REMARK 1. Interestingly, the same results visualized in **Figure 2** may be obtained by applying the variant of the recipe in **Figure 1**, applicable to current-controlled extended memristors, to the current-driven version of the proposed NbO device model DAE set (3) and (4) with $g(x, v_m)$ and $G(x)$ expressed by Equations (5) and (6), respectively, i.e., to the current-controlled generic memristor DAE set

$$\frac{dx}{dt} = \mathbf{f}(x, i_m), \tag{7}$$

$$v_m = R(x) \cdot i_m, \tag{8}$$

where $\mathbf{f}(\cdot, \cdot) : \mathbb{R}^n \times \mathbb{R} \rightarrow \mathbb{R}^n$, denoting the state evolution function, and $R(\cdot) : \mathbb{R}^n \rightarrow \mathbb{R}$, standing for the memristance function, are respectively, expressed as

$$f(x, i_m) = g(x, G^{-1}(x) \cdot i_m), \text{ and} \tag{9}$$

$$R(x) = G^{-1}(x), \tag{10}$$

and sweeping the memristor DC current I_m within the range¹⁵ $[I_{m,a}, I_{m,b}] = [0, 500 \text{ mA}]$.

Calculating the slope of the DC current-voltage locus at each point, which lies along it, the *small-signal or differential or local*

¹³Setting to 0 the state evolution function (5) for $V_m = V_{m,a} = 0 \text{ V}$, the formula for the unique memristor state equilibrium is easily found to be $X_a = X(V_{m,a}) = X(V_m = 0 \text{ V}) = -a_0/a_1 = 253.15$.

¹⁴In this article, the abscissa and ordinate of a generic operating point $Q_{m,i}$ - $i \in \{I, II, \dots\}$ - along the device DC I_m - V_m characteristic are denoted as $V_{m,i}$ and $I_{m,i}$, respectively.

¹⁵This approach is simpler than the one assuming a voltage control, since, here, the "dual" recipe of the procedure illustrated in **Figure 1**, applicable to any current-driven extended memristor model, would require the numerical calculation of a single zero for the state evolution function (9) for each DC value I_m assigned to the memristor current i_m (as may be inferred from **Figure 2B**, X is a single-valued function of I_m). Importantly, under current sweep, each memristor state DC operating point X is found to be *globally asymptotically stable*, as will be discussed in more depth shortly (see **Figure 2B** for more details). As a result, according to the color coding convention adopted in **Figure 2**, all the points in the loci from plots (A-C) should be marked in blue under current control.

resistance $r|_{v_m=V_m} \triangleq \left(\frac{di_m}{dv_m} \Big|_{v_m=V_m} \right)^{-1}$ is found to be negative for $V_m \in (V_{m,2}, V_{m,1}) = (0.826, 1.007) \text{ V}$, and, correspondingly, for $X \in (X_1, X_2) = (351, 1006)$, and for $I_m \in (I_{m,1}, I_{m,2}) = (2.037, 49.296) \text{ mA}$. **Figure 3A** depicts the NbO device small-signal resistance r vs. the memory state DC operating point X .

The range of X -values $(X_1, X_2) = (351, 1,006)$, where $r < 0 \Omega$, defines the *negative differential resistance* (NDR) region of the DC I_m - V_m characteristic of the micro-scale threshold switch (**Figure 3B**). The range of X -values $[X_a, X_1] = [253, 351]$ ($[X_2, X_b = [1,006, 1,722]]$), where $r > 0 \Omega$, defines the lower (upper) *positive differential resistance* (PDR) region of the DC I_m - V_m characteristic of the micro-scale threshold switch¹⁶.

REMARK 2. The values of the memristor state in the proposed model reveal an association between x and the device internal temperature T . On the basis of this assumption, given that the memristor state X range along the NDR region, specifically $(X_1, X_2) = (351, 1,006)$, indicates that the threshold switch does not attain the NbO Mott phase transition temperature of $T_{Mott} = 1,050 \text{ K}$ throughout the operating mode where it features a small-signal conductance of negative polarity. This conjecture, examined in Slesazek et al. (2015), was recently adopted and confirmed in other prominent scientific studies (Gibson et al., 2016; Kumar et al., 2017).

A deeper understanding of the device non-linear behavior may be inferred by studying its *dynamic route map* (DRM) (Chua, 2018), a powerful graphical tool for the analysis of first-order dynamical systems¹⁷.

Figure 4A depicts the NbO device *state dynamic routes* (SDRs) for each value of the memristor DC voltage V_m in the set $S_{V_m} \triangleq \{0, 0.625, 0.875, 1.04\} \text{ V}$. As V_m is progressively

¹⁶In **Figure 12**, the lower (upper) PDR branch of the device DC I_m - V_m locus will be referred to as PDR region 1 (2).

¹⁷Let a first-order dynamical system be described by a non-linear ODE of the form $\dot{x} = f(x, \mu)$, where $x \in \mathbb{R}$ denotes the state variable, $\mu \in \mathbb{R}$ stands for a control parameter, and $f(\cdot, \cdot) : \mathbb{R} \times \mathbb{R} \rightarrow \mathbb{R}$ defines the state evolution function. Plotting the time derivative \dot{x} of the state variable vs. the state variable itself for a specific value $\bar{\mu}$ of the control parameters μ , and endowing the resulting locus with arrows pointing toward the east (west) on the positive (negative) half plane, provides a *state dynamic route* (SDR), illustrating the path, which x follows from any initial condition $x_0 \triangleq x(0)$ in this scenario. An ODE equilibrium \bar{x} for $\mu = \bar{\mu}$ corresponds to a state, which lies along the horizontal axis on the $f(x, \bar{\mu})$ vs. x locus (\dot{x} vanishes at its location), and is said to be asymptotically stable (to be unstable) if the SDR features a negative (positive) slope therein, implying that, perturbing the system slightly away from its position, the system solution moves back to (departs from) it as time proceeds. The *dynamic route map* (DRM) of the first-order system is a family of SDRs, one for each of the admissible values of the control parameter μ . Importantly, X is the symbol adopted in this article to denote a zero of the memristor state evolution function in Equations (5) and (9), namely $g(x, v_m)$ ($f(x, i_m) = g(x, R(x) \cdot i_m)$, with $R(x) = G^{-1}(x)$, as established by Equation (10), and $G(x)$ expressed by formula (6)) under a given DC V_m (I_m) value. X , referred to as an *equilibrium* for the memristor state Equations (3) and (7), with state evolution function expressed by formula (5) and (9), under the specified bias voltage (current) stimulus V_m (I_m), indicates a possible *DC operating point* for the memristor state in this scenario. Finally, it is worth mentioning that, recently, the DRM graphical tool has been extended to nonlinear dynamical systems with two degrees of freedom (Tetzlaff et al., 2020), which shall allow, for example, an in-depth study of the nonlinear dynamics of second-order memristors.




FIGURE 2 | Application of the recipe shown in **Figure 1** to obtain the DC I_m vs. V_m locus of the NbO memristor through a voltage sweep. **(A,B)** Any possible zero X of the state evolution function $g(x, v_m)$ for each DC value V_m of the memristor voltage v_m from a set of equally spaced points chosen within the range $[V_{m,a}, V_{m,b}] = [0V, 1.046V]$, vs. V_m ($I_m = G(X) \cdot V_m$). The X - and I_m -ranges are $[X_a, X_b] = [253, 1722]$ and $[I_{m,a}, I_{m,b}] = [0A, 500mA]$, respectively. **(C)** DC I_m vs. V_m locus obtained by plotting any admissible pair $(V_m, I_m = G(X) \cdot V_m)$ inferrable from **(A,B)**. As explained in detail in the text, each point (V_m, I_m) , lying on the NDR region of the DC current-voltage characteristic, obtained under voltage sweep, is found to be unstable. The red and blue colors in **(A–C)** highlight unstable and stable DC operating points of the memristor under voltage control, respectively. The unstable X -range is $[X_1, X_2] = [351, 1006]$. Correspondingly, the memristor voltage and current, respectively, lie within the ranges $V_m \in [V_{m,2}, V_{m,1}] = [0.826V, 1.007V]$, and $I_m \in [I_{m,1}, I_{m,2}] = [2.037mA, 49.296mA]$. The points $\hat{Q}_{m,1} = (V_{m,1}, X_1)$ and $\hat{Q}_{m,2} = (V_{m,2}, X_2)$, respectively located at the lower and upper bound of the NDR region in the V_m - X plane, are shown in **(A)**. The corresponding pair of points in the I_m - X (V_m - I_m) plane, namely $\hat{Q}_{m,1} = (I_{m,1}, X_1)$ and $\hat{Q}_{m,2} = (I_{m,2}, X_2)$ ($Q_{m,1} = (V_{m,1}, I_{m,1})$ and $Q_{m,2} = (V_{m,2}, I_{m,2})$), are shown in **(B,C)**.





FIGURE 3 | (A) Small-signal resistance $r|_{x=X}$ of the NbO memristor vs. memory state DC operating point X . In red (blue), the NDR (PDR) values, which, as revealed in the text, are associated to unstable (stable) memory state DC operating points for the voltage-driven memristor device. **(B)** Close-up view on the NDR region, identifiable on the horizontal axis for each X -value within the range $[351, 1006]$. Note that \hat{r} , defined in Equation (16), and denoting the largest modulus of the device small-signal resistance in the NDR region, appears at $X = 411$, and is equal to 21.43Ω . Another state bias point of significance for the remainder of this manuscript is $X = 478$, where r is found to be equal to -16.514Ω .

increased within this set, for the first zero input scenario the voltage-driven memristor exhibits a globally asymptotically stable state operating point. The locus of \dot{x} vs. x under no input, known as power-off plot (POP) (Chua, 2015) and depicted in pink in plot (A), crosses in fact the state axis in a single point, namely $X = -\frac{a_0}{a_1} = 253.15$, with negative slope, confirming that, as anticipated earlier, the micro-scale device from NaMLab is a volatile memory under the relatively low current range under focus. The blue SDR, resulting upon the assignment of the second DC value in the set S_{V_m} to V_m , also crosses once and with negative slope the state axis, specifically in $X = 267$, and, correspondingly, the memristor keeps its monostable character in this case. As the DC input is further increased, the memristive system loses monostability, acquiring the capability to evolve toward one of

two possible operating points. For $V_m = 0.875V$, the SDR, drawn in red in plot (A), crosses the memory state axis in three points, specifically $X_l = 289$, $X = 612$, and $X_r = 1,456$, of which each of the outer ones (of which the center one) are locally stable (is unstable), given that $\frac{dx}{dx}|_{V_m=0.875V}$ is negative (positive) therein. Increasing the DC input further, the device undergoes a reverse bifurcation from bistability back to monostability. For the last V_m -value in S_{V_m} , the SDR, illustrated in brown in plot (A), admits once again a negative slope in the single location, where it crosses the horizontal axis, namely in $X = 1,725$, and, as a result, the memristor exhibits one and only one globally asymptotically stable operating point.

Thus, the memristor SDR, resulting upon assigning the first, second, and fourth values (the third value) in



the set S_{V_m} to the device DC voltage V_m , admits the first, second, and sixth value (the third, fourth, and fifth values) for the memristor state operating point X in the set $S_X \in \{253, 267, 289, 612, 1, 456, 1, 725\}$. From Ohm's law—refer to Equations (4)–(6)—or using directly the data associated with the device DC current-voltage locus in **Figure 2C**, it may be evinced that the memristor may attain the k^{th} equilibrium in the set S_X also upon letting a DC current of value equal to the k^{th} number in the set $S_{I_m} \triangleq \{0, 0.31, 0.68, 11.80, 207, 492\}$ mA flow across the device ($k \in \{1, 2, 3, 4, 5, 6\}$). **Figure 4B** depicts

the locus of the state evolution function (5), with memristor voltage expressed as $v_m = G^{-1}(x) \cdot i_m$, for each DC value $i_m = I_m$ in S_{I_m} . With reference to **Figure 4**, the SDR (all the SDRs), appearing in plot (B), and, respectively, associated with the first, second, and sixth value (respectively, associated with the third, fourth, and fifth values) of the memristor DC current I_m in S_{I_m} is in turn drawn in pink, blue, and brown (are drawn in red), as the SDR, which admits the same equilibrium (admits each of their three distinct equilibria) under voltage control, i.e., the one shown in plot (A), and obtained upon assigning the first, second, and fourth (assigning the third) value in the set S_{V_m} to the memristor DC voltage V_m . Remarkably, each of the memristor SDRs, corresponding to values of the device DC current I_m in the set S_{I_m} , admits one and only one intersection with the horizontal axis, crossing it with a negative slope, which demonstrates the robust nature of the monostability of the device under current control.

REMARK 3. A deeper understanding may be gained by analyzing the memristor DC response from a circuit-theoretic perspective. The load line corresponding to the scenario, where a voltage (current) source V_s (I_s) is applied directly across the NbO threshold switch, corresponds to a vertical (horizontal) linear locus of equation $V_m = V_s$ ($I_m = I_s$) in the voltage-current plane. Under voltage (current) control, each intersection $Q_m = (V_m = V_s, I_m)$ ($Q_m = (V_m, I_m = I_s)$) between the vertical (horizontal) load line and the memristor DC I_m - V_m characteristic is a possible operating point for the device. With reference to **Figure 5**, for each V_s value in the set $\{0, 0.625\}$ V (for $V_s = 1.04\text{ V}$) the memristor admits a unique operating point Q_m , with coordinates reported in plots (A) and (C), and with a globally asymptotically stable character, as clear from the analysis of the respective SDR in **Figure 4A**. For example, stressing the device with a DC voltage of value $V_s = 0.625\text{ V}$, as shown through a red color in **Figure 6A**, the threshold switch may be polarized in one and only one globally asymptotically stable operating point, which lies on the lower PDR of its DC I_m - V_m characteristic, specifically at $Q_m = (V_m, I_m) = (0.625\text{ V}, 0.31\text{ mA})$, as expected from **Figure 5A**, and demonstrated through a numerical simulation of the proposed polynomial-based model (see **Figures 6A,B**, depicting in blue the time evolution of memristor current and state, respectively).

However, as illustrated in **Figure 5B**, for $V_s = 0.875\text{ V}$, three are the voltage-current pairs, at which the device DC characteristic crosses the respective vertical load line, i.e., $Q_{m,l}$, Q_m , and $Q_{m,r}$, of which the one (the two) lying on (outside of) the NDR region of the DC I_m - V_m locus is unstable (are locally asymptotically stable), as established through the investigation of the respective SDR in **Figure 4A**. Stimulating the NbO threshold switch by means of a source of DC voltage $V_s = 0.875\text{ V}$, as shown in red in **Figure 6C**, a couple of numerical simulations of the proposed unfolding theorem-based model provide evidence for the threshold switch bistability. Setting the initial memristor state x_0 below (above) the unstable point $X = 612$, the device may be polarized in a locally asymptotically stable operating point lying on the lower (upper) PDR branch of its DC I_m - V_m characteristic, in particular at $Q_{m,l} = (0.875\text{ V}, 0.68\text{ mA})$ [$Q_{m,r} = (0.875\text{ V}, 207\text{ mA})$],

as expected from **Figure 5B**, and illustrated in **Figures 6C,D**, depicting in blue and with a dash-dotted (solid) linestyle the approach of memristor current and state to the lower (upper) bias solution from the admissible stable pair, respectively.

On the contrary, referring once more to **Figure 5**, for each I_s value in S_{I_m} —see plots (A), (B), and (C) for $I_s \in \{0, 0.31\}$ mA, for $I_s \in \{0.68, 11.80, 207, \}$ mA, and for $I_s = 462$ mA, respectively—the device is found to possess one and only one operating point Q_m , which is globally asymptotically stable, as determined earlier on through the study of the respective current-driven memristor SDRs shown in **Figure 4B**. Applying a source of DC current $I_s = 11.80$ mA directly across the threshold switch, as shown in red in **Figure 7A**, a numerical simulation of the polynomial-based model demonstrates the global asymptotic stability of the operating point $Q_m = (V_m, I_m) = (0.875$ V, 11.80 mA), lying on the NDR branch of the device DC characteristic. Setting the initial condition x_0 arbitrarily to 253.15, the device is indeed found to converge asymptotically toward this NDR bias point, as expected from **Figure 5B**, and visualized in **Figures 7A,B**, where the memristor voltage (state) is found to approach the value $V_m = 0.875$ V ($X = 612$) as time goes to ∞ .

2.3. NDR Stabilization Under Voltage Control

The analysis of section 2.2 has revealed that the memristor may be biased in any point of the NDR region of its DC I_m - V_m locus by letting a suitable DC current flow through it. On the other hand, the entire NDR region of the memristor DC current-voltage characteristic is unstable under voltage control. This notwithstanding, it is possible to stabilize any point along the NDR domain by inserting a linear resistor R_s of appropriate resistance between the DC voltage source V_s and the memristor, as shown in **Figure 8A**. This section explains how to tune the parameters of the biasing circuit in this figure for the stabilization of a given NDR operating point $Q_m = (V_m, I_m)$ on the memristor DC I_m - V_m characteristic¹⁸. An example shall be used to illustrate this concept. Suppose it is desirable to stabilize the memristor state equilibrium $X = 478$, i.e., equivalently, the corresponding operating point $Q_m = (0.937$ V, 5.948 mA) on the device DC characteristic. Let us select the parameters V_s and R_s of the biasing circuit in three distinct ways, and analyze the resulting scenarios. First, applying a DC voltage of value $V_s = 0.937$ V directly across the threshold switch, i.e., without introducing a series resistor in **Figure 8A**, the respective voltage-controlled memristor SDR, depicted in black in **Figure 9A**, and obtained by plotting the state evolution function of Equation (5) with $v_m = V_s$ against the state x , admits a triplet of intersections with the horizontal axis, namely $X_l = 301$, $X = 478$, and $X_r = 1,601$, of which the intermediate one is unstable. Let us now insert a series resistance of value $R_s = 10.59$ Ω between a DC voltage source of value $V_s = 1$ V and the memristor. Also in this second scenario the memristor exhibits three possible equilibria, specifically $X_l = 319$, $X = 478$, and $X_r = 613$, of which the center one is still unstable, as revealed by the positive slope

¹⁸Note that a unique memristor state X is associated to each point $Q_m = (V_m, I_m)$ along the DC I_m - V_m characteristic, as clear from **Figure 2**.

featured therein by the resulting voltage-controlled memristor SDR, drawn in red in **Figure 9A**, and derived by expressing the memristor voltage v_m —refer to the circuit in **Figure 8A**—as

$$v_m(x) = \frac{1}{1 + R_s \cdot G(x)} \cdot V_s. \tag{11}$$

Finally, let us now increase the resistance R_s of the series resistance up to 330 Ω , and set the value V_s of the DC voltage source to 2.9 V. The SDR, which the voltage-driven threshold switch features in this scenario, is illustrated in blue in **Figure 9A**. Remarkably, the locus of the time derivative of the state vs. the state itself in this occasion crosses the horizontal axis only once in the location $X = 478$ with a negative slope. Thus, in this third scenario, the parameter setting of the biasing circuit of **Figure 8A** permits the stabilization of the NDR operating point Q_m under focus. A deeper insight into the stabilization action of the biasing circuit may be gained via its circuit-theoretic analysis. With reference to **Figure 9**, as shown in plot (B), the load line associated to the first scenario, where $(V_s, R_s) = (0.937$ V, 0 Ω), is the black-colored vertical straight line $V_m = V_s = 0.937$ V, which crosses the memristor DC characteristic in a triplet of points, specifically $Q_{m,l} = (0.937$ V, 909 μ A), $Q_m = (0.937$ V, 5.948 mA), and $Q_{m,r} = (0.937$ V, 329 mA), of which the intermediate one is associated with the unstable state equilibrium $X = 478$, as results from the analysis of the black-colored voltage-controlled memristor SDR in plot (A). The load line associated to the biasing circuit shown in **Figure 8A** for $R_s \neq 0$ Ω is mathematically described by¹⁹

$$I_m = \frac{V_s - V_m}{R_s}. \tag{12}$$

For $(V_s, R_s) = (1$ V, 10.59 Ω), referring to the second scenario, the load line, depicted in red in **Figure 9B**, also crosses the device DC I_m - V_m locus in three points, namely $Q_{m,l} = (0.986$ V, 1.294 mA), $Q_m = (0.937$ V, 5.948 mA), and $Q_{m,r} = (0.875$ V, 11.82 mA), of which the center one is associated to the unstable state equilibrium $X = 478$, as follows from the investigation of the red-colored voltage-controlled memristor SDR in **Figure 9A**. With reference to **Figure 9**, in the third scenario, where $(V_s, R_s) = (2.9$ V, 330 Ω), the load line, depicted in blue in plot (B), crosses the device DC I_m - V_m locus in a single point, specifically the desired one, i.e., $Q_m = (0.937$ V, 5.948 mA), which is associated to the globally asymptotically stable state equilibrium $X = 478$, as results from the study of the blue-colored voltage-controlled memristor SDR in plot (A).

REMARK 4. With reference to **Figure 9**, plot (C) offers a close-up view of plot (B) in the region surrounding the desired bias point

¹⁹Inspecting the mathematical formula (11) for the voltage v_m falling across the memristor in the circuit shown in **Figure 8A** for $R_s \neq 0$ Ω , it is clear that the DC value V_s of the voltage source, which allows the load line, described by Equation (12), to cross the device DC current-voltage locus in the desired NDR operating point Q_m depends upon the choice of the resistance R_s .




FIGURE 5 | Load line method for the identification of all the possible operating points of the device under any DC voltage (current) input V_m (I_m) from the set $S_{V_m} = \{0, 0.625, 0.875, 1.04\}$ V ($S_{I_m} = \{0, 0.31, 0.68, 11.80, 207, 492\}$ mA). **(A)** Unique operating point $Q_m = (0\text{V}, 0\text{mA})$ ($Q_m = (0.625\text{V}, 0.31\text{mA})$), marked via a magenta (blue) filled circle, which the black-colored DC I_m - V_m locus identifies either with the magenta (blue) vertical load line, resulting from the application of a DC voltage V_s of value 0 (0.625) V directly across the memristor, or, alternatively, with the magenta (blue) horizontal load line, associated to the insertion of a current I_s of value 0 (0.31) mA into the NbO device. As expected from the magenta (blue) SDR, corresponding to the respective DC voltage or current value, and shown in **Figures 4A,B**, respectively, the first (latter) operating point is globally asymptotically stable. **(B)** Triplet of operating points, namely $Q_{m,l} = (0.875\text{V}, 0.68\text{mA})$, $Q_m = (0.875\text{V}, 11.80\text{mA})$, and $Q_{m,r} = (0.875\text{V}, 207\text{mA})$, denoting the intersections of the black-colored DC I_m - V_m locus with the red vertical load line, resulting from the application of a DC voltage of value 0.875 V directly across the memristor. As inferrable from the red SDR in **Figure 4A**, the lower and upper operating points, marked via red filled circles (the middle operating point, marked via a red hollow circle), are locally stable (is unstable) under voltage control. $Q_{m,l}$, Q_m , and $Q_{m,r}$ may also be independently set by driving the NbO memristor with a DC current of value 0.68, 11.80, and 207 mA, respectively, as identified by the intersection of the device DC characteristic with the red horizontal load line in solid, dashed, and dash-dotted line style, respectively. As may be evinced by the red solid, dashed, and dashed-dotted SDRs in **Figure 4B**, the lower, middle, and upper operating point in this triplet is globally asymptotically stable under current control [even Q_m is thus marked via a red filled circle in **(B)**]. **(C)** Unique operating point $Q_m = (1.04\text{V}, 492\text{mA})$, marked via a brown filled circle, which the black-colored DC I_m - V_m locus identifies either with the brown vertical load line, resulting from the application of a DC voltage V_s of value 1.04 V directly across the memristor, or with the brown horizontal load line, associated to the insertion of a current I_s of value 492 mA into the NbO device. As expected from the brown SDR, corresponding to the respective DC voltage or current value, and shown in **Figures 4A,B**, respectively, this operating point is globally asymptotically stable, irrespective of the nature of the device control signal.

$Q_m = (0.937\text{V}, 5.948\text{mA})$ on the NDR region of the device DC characteristic. It is instructive to pinpoint that, unless what emerges in the first and second scenarios, for $(V_s, R_s) = (2.9\text{V}, 330\Omega)$ the modulus of the negative slope of the load line at Q_m is smaller than the modulus of the negative slope of the memristor DC I_m - V_m locus at the same point, i.e.,



$$\frac{1}{R_s} = 3.03\text{ mS} < -\left.\frac{dv_m}{di_m}\right|_{Q_m=(0.937\text{V}, 5.948\text{mA})} = 60.555\text{ mS}.$$


In fact, the stabilization of a DC operating point Q_m along the NDR region of the memristor DC locus is guaranteed as long as

$$R_s > -r|_{Q_m}, \tag{13}$$

where, as anticipated in section 2.2, $r|_{Q_m}$, the small-signal or differential or local resistance at Q_m , is defined as

$$r|_{Q_m} \triangleq \left(\left.\frac{dv_m}{di_m}\right|_{Q_m}\right)^{-1}. \tag{14}$$





Choosing the resistance of the series resistor such that

$$R_s > \hat{r}, \tag{15}$$

with

$$\hat{r} \triangleq \max_{V_{Q_m}: r|_{Q_m} < 0} \{-r|_{Q_m}\} \tag{16}$$

denoting the largest modulus of the differential resistance across the NDR region of the device DC characteristic is sufficient to stabilize every operating point along it. With reference to **Figure 3**, for our NbO threshold switch $\hat{r} = 21.43 \Omega$ at $X = 411$, and the series resistor resistance adopted most frequently in this article, i.e., $R_s = 330 \Omega$, is large enough to stabilize the entire NDR region of its DC I_m - V_m locus.

Figure 10 demonstrates that, setting the biasing circuit parameters V_s and R_s in the circuit of **Figure 8A** to 2.9 V, and 330 Ω , respectively, the memristor state, voltage, and current settle asymptotically to the desired values $X = 478$, $V_m = 0.937$ V, and 5.948 mA, respectively.

3. LA AND EOC IN THE NBO VOLATILE MEMRISTOR

Before gaining a deep insight into the conditions under which the NbO threshold switch may enter the LA domain, and, most importantly, its “pearl”-subdomain, i.e., the EOC, let us define rigorously the fundamental concepts of LA and EOC.

3.1. LA and EOC: A Rigorous Definition

Without loss of generality, a first-order voltage-controlled²⁰ two-terminal memristor device with dynamic state x is considered here for introducing this fundamental notion. Let an opportune biasing circuit polarize the memristor in a certain point


²⁰Invoking the duality principle (Chua, 1987), similar conclusions apply *mutatis mutandis* to a first-order current-controlled two-terminal memristor. Furthermore, the local activity definition may be extended also to higher-order one- and multi-ports of memristive or non-memristive nature, as explained in Chua (1998).

$Q_m = (V_m, I_m)$ of its DC current I_m -voltage V_m characteristic. Assume that an infinitesimal voltage signal δv_m is superimposed on the memristor bias voltage V_m at $t = t_0$, generating a total voltage over the device equal to $v_m = V_m + \delta v_m$ thereafter. As a result, the device bias state X and current I_m also drift by infinitesimal quantities, namely δx and δi_m , respectively, leading to an overall state expressed by $x = X + \delta x$, and to a total current in the form $i_m = I_m + \delta i_m$ from the time instant of application of the local perturbation. The memristor is said to be *locally active* at Q_m if and only if it is possible to identify at least one infinitesimal perturbation $\delta v_m = \delta v_m^*$ such that the small-signal or local net energy $\delta \mathcal{E}(t_0; t)$ absorbed by the device over the time interval $[t_0, t]$, and computed via

$$\delta \mathcal{E}(t_0; t) = \int_{t'=t_0}^{t'=t} \delta v_m(t') \cdot \delta i_m(t') dt', \tag{17}$$

by assuming the *associated reference direction convention* for memristor voltage and current²¹ (Chua, 1987), is found to be negative for at least one finite time instant $t = t^*$. This rigorous definition is however impractical for testing whether a memristor may ever enter the locally active regime, where it may amplify infinitesimal fluctuations in energy. In fact, before concluding that the device is LP across its entire DC current-voltage characteristic, one should ensure that the integral (17) keeps positive at all times and for each of the infinitely many infinitesimal perturbations, which may ever stimulate the memristor, and iterate this procedure for each of the infinitely many one-port bias points. However, and fortunately, there exists a theorem, known as *LA Theorem* (Chua, 2005), which provides necessary and sufficient conditions under which a one-port is locally active at a given operating point Q_m . The theorem

²¹According to this convention, once a reference direction is chosen for the voltage falling across a two-terminal electrical circuit element, the current is assumed to flow into the one-port from the terminal, which is assigned a positive polarity (Chua, 1987).



statement, here adapted to a first-order voltage-controlled²² two-terminal memristor device, is enunciated below.

REMARK 5. Under voltage control a first-order memristive one-port is said to be locally active at a certain operating point $Q_m = (V_m, I_m)$ if and only if its local input admittance about Q_m satisfies at least one of 4 conditions. Defining the local transfer function of the voltage-controlled one-port about Q_m as $H_m(s) \triangleq Y_m(s)$, where

$Y_m(s) = \frac{\mathcal{L}\{\delta i_m(t)\}}{\mathcal{L}\{\delta v_m(t)\}}$ denotes the device small-signal admittance, the 4 conditions²³ may be expressed as follows²⁴:


1. $Y_m(s)$ has a single pole $s = s_{p,Y_m}$ on the right half of the complex plane (RHP), i.e., $\Re\{s_{p,Y_m}\} > 0$.
2. $Y_m(s)$ has a single pole $s = s_{p,Y_m} = j\omega_{p,Y_m}$ lying on the imaginary axis, i.e., $\Re\{s_{p,Y_m}\} = 0$, and featuring an either complex-valued or negative real-valued residue²⁵.

²²Invoking the duality principle (Chua, 1987), similar conclusions apply *mutatis mutandis* to a first-order current-controlled two-terminal memristor. Furthermore, the LA theorem may be generalized for the analysis of higher-order one- and multi-ports of memristive or non-memristive nature, as described in Chua (1998).

²³For a first-order current-controlled memristive one-port, the local transfer function about Q_m is defined as $H_m(s) \triangleq Z_m(s)$, where $Z_m(s) \triangleq \frac{\mathcal{L}\{\delta v_m(t)\}}{\mathcal{L}\{\delta i_m(t)\}}$ represents the device small-signal impedance.

²⁴With reference to the 4th condition, $Y_m^*(j\omega)$ denotes the complex conjugate of $Y_m(j\omega)$.

²⁵The residue of a m th-order pole $s = s_{p,Y_m}$ of the device local admittance $Y_m(s)$ may be calculated via $k_{s_{p,Y_m}} = \frac{1}{(m-1)!} \cdot \lim_{s \rightarrow s_{p,Y_m}} \frac{d^{m-1}}{ds^{m-1}} \left((s - s_{p,Y_m})^m \cdot Y_m(s) \right)$.



3. $Y_m(s)$ has a pole $s = s_{p,Y_m} = j\omega_{p,Y_m}$ of order $m > 1$ and located on the imaginary axis²⁶.
4. $Y_m(j\omega) + Y_m^*(j\omega) < 0$ for at least one non-negative real-valued angular frequency $\omega = \omega_{0,Y_m}$.

If and only if one and only one of the four conditions in this list, particularly the last one, holds true, the one-port is locally active around an asymptotically stable operating point Q_m . In this case, the locally active one-port is said to be on the EOC, which has been dubbed the “pearl” of the LA domain in Chua (2005). If none of the four conditions listed above applies, the one-port is said to be LP at the given operating point.

3.2. Small-Signal Equivalent Circuit Model of the NbO Memristor

This section intends to derive the small-signal equivalent circuit model of the voltage-controlled threshold switch to allow the determination of its local admittance function $Y_m(s)$. Let us indicate with X the state operating point of the memristor under a DC voltage stimulus V_m falling between its terminals, and with I_m the resulting current flowing through the circuit element. With $\delta x \triangleq x - X$ denoting an infinitesimal change in the memristor state x with respect to its operating point X , resulting from the application of a small-signal perturbation δv_m in addition to the DC bias voltage V_m across its terminals, the linearization of state equation (3) and Ohm’s law (4), with state evolution and memductance functions expressed by Equations (5) and (6),

respectively, provides the following small-signal or local model for the NbO-based memristor:

$$\frac{d\delta x}{dt} = a \cdot \delta x + b \cdot \delta v_m \tag{18}$$

$$\delta i_m = c \cdot \delta x + d \cdot \delta v_m \tag{19}$$

where δi_m stands for a local variation in the memristor current with respect to the DC current I_m due to the small-signal voltage input δv_m , while the formulas for the local memristor model coefficients a , b , c , and d , respectively, are

$$a = \left. \frac{\partial \dot{x}(x, v_m)}{\partial x} \right|_{(x,v_m)=(X,V_m)} = a_1 + (c_{21} + 2 \cdot c_{22} \cdot X + 3 \cdot c_{23} \cdot X^2 + 4 \cdot c_{24} \cdot X^3 + 5 \cdot c_{25} \cdot X^4) \cdot V_m^2, \tag{20}$$

$$b = \left. \frac{\partial \dot{x}(x, v_m)}{\partial v_m} \right|_{(x,v_m)=(X,V_m)} = 2 \cdot (b_2 + c_{21} \cdot X + c_{22} \cdot X^2 + c_{23} \cdot X^3 + c_{24} \cdot X^4 + c_{25} \cdot X^5) \cdot V_m, \tag{21}$$

$$c = \left. \frac{\partial i_m(x, v_m)}{\partial x} \right|_{(x,v_m)=(X,V_m)} = (d_1 + 2 \cdot d_2 \cdot X + 3 \cdot d_3 \cdot X^2 + 4 \cdot d_4 \cdot X^3) \cdot V_m, \text{ and} \tag{22}$$

$$d = \left. \frac{\partial i_m(x, v_m)}{\partial v_m} \right|_{(x,v_m)=(X,V_m)} = G(X) = d_0 + d_1 \cdot X + d_2 \cdot X^2 + d_3 \cdot X^3 + d_4 \cdot X^4. \tag{23}$$

²⁶The 3rd condition may never hold true for a first-order one-port.




FIGURE 11 | Loci of the resistance R_1 (A), of the modulus of the resistance R_2 (B), and of the inductance L (C) in the small-signal equivalent circuit model of the NbO threshold switch from NaMLab as a function of the memristor state operating point X . In each plot, the red (blue) color is assigned to each branch corresponding to unstable (stable) state operating points under voltage control. As expected, given that it represents the instantaneous resistance $R = G^{-1}$ of the threshold switch, which is a passive device, R_1 is positive at all operating points. R_2 is found to have a negative sign throughout the red-colored branch, i.e., along the whole NDR region of the memristor DC I_m - V_m characteristic (note, however, that $R_1 + R_2$ is found to be positive at all operating points). Finally, the sign of L is positive irrespective of X .




FIGURE 12 | Pole-zero diagram for the local admittance of the voltage-controlled NbO threshold switch from NaMLab GgmbH. While the zero is negative throughout the state operating domain $X \in [X_a, X_b] = [253, 1, 722]$ from **Figure 2**, the pole is negative (positive) in either of the two PDR regions $X \in [X_a, X_1] = [253, 351]$ and $X \in (X_2, X_b] = (1, 006, 1, 722]$ [throughout the NDR region $X \in (X_1, X_2) = (351, 1, 006)$] of the threshold switch DC characteristic. Here s_{p1, Y_m} (s_{z1, Y_m}) and s_{p2, Y_m} (s_{z2, Y_m}), respectively, are the values of the pole (zero) of $Y_m(s)$ at the lower X_1 and upper X_2 bounds of the NDR state bias domain.

Taking the Laplace transform of each side in the local form of the state equation (18), with $x(0) = 0$, as well as of Ohm's law (19), we obtain:

$$s \cdot \mathcal{L}\{x(t)\} = a \cdot \mathcal{L}\{x(t)\} + b \cdot \mathcal{L}\{v_m(t)\} \quad (24)$$

$$\mathcal{L}\{i_m(t)\} = c \cdot \mathcal{L}\{x(t)\} + d \cdot \mathcal{L}\{v_m(t)\}. \quad (25)$$

Solving Equation (24) for $\mathcal{L}\{x(t)\}$, and inserting the resulting expression into Equation (25), the admittance-based transfer function $Y_m(s)$, defining, within the s -domain, the current response of the micro-scale device to a small-signal voltage

stimulation around the operating point, is found to be expressed by

$$Y_m(s) = \frac{\mathcal{L}\{i_m(t)\}}{\mathcal{L}\{v_m(t)\}} = d \cdot \frac{s - \frac{a-d-b \cdot c}{d}}{s - a}. \quad (26)$$

$Y_m(s)$ represents the *memristor small-signal or local or infinitesimal admittance*. Its formula in Equation (26) may be implemented in circuit-theoretic form via the circuit, shown in **Figure 8B**, and consisting of the parallel combination between a linear resistor R_1 , and the series connection between yet another linear resistor R_2 and a linear inductor L . Of course, the values of the parameters of the electrical elements in this figure, showing essentially *the small-signal equivalent circuit model of the NbO memristor*, depend upon the memristor operating point under focus. From basic circuit-theoretic principles, the Laplace domain representation of the admittance of the one-port in **Figure 8B** is found to be expressed by

$$Y_m(s) = \frac{1}{R_1} \cdot \frac{s + \frac{R_1 + R_2}{L}}{s + \frac{R_2}{L}}. \quad (27)$$


Imposing the equivalence between the formula (27) for Y and the analytical expression (26) for Y_m establishes the following constraints on the dependence of the parameters of the circuit of **Figure 8B** on the memristor bias point²⁷:

$$R_1 = \frac{1}{d}, \quad (28)$$

$$R_2 = -\frac{a}{b \cdot c}, \quad \text{and} \quad (29)$$

$$L = \frac{1}{b \cdot c}. \quad (30)$$

²⁷Unless otherwise stated, in the remainder of the paper the memristor small-signal admittance Y_m will be expressed in terms of the parameters of the device small-signal equivalent circuit model of **Figure 8B**, i.e., through Equation (27).



Figures 11A–C illustrate the resistance R_1 , the modulus of the resistance R_2 , and the inductance L as a function of the memristor state operating point X , respectively. In each plot, the state operating points along the red (blue) branches are unstable (stable) under voltage control, as discussed in section 2.2. Importantly, the resistance R_2 is negative throughout the red branch, i.e., for all X -values in the range $[351, 1, 006]$, which corresponds to the entire NDR region of the memristor DC current-voltage characteristic of Figure 2C.

Inserting the expression for d from Equation (23) into the formula (28) for R_1 , the device instantaneous resistance²⁸ $R \equiv G^{-1}$ may be simply obtained via the resistance of the purely resistive branch in the circuit of Figure 8B, i.e.,

$$R = R_1. \tag{31}$$

Additionally, the small-signal resistance r of the threshold switch may be computed as the parallel combination of the

two resistances in the small-signal equivalent circuit model of Figure 8B, i.e.,

$$r = R_1 || R_2. \tag{32}$$

$Y_m(s)$ admits a zero s_{z,Y_m} and a pole s_{p,Y_m} , respectively, located at

$$s_{z,Y_m} = -\frac{R_1 + R_2}{L}, \text{ and at} \tag{33}$$

$$s_{p,Y_m} = -\frac{R_2}{L}. \tag{34}$$

Figure 12 illustrates the pole-zero diagram of the local admittance $Y_m(s)$ of the NbO volatile memristor from NaMLab using a blue (red) color in either of the PDR regions (in the NDR region). While the zero from Equation (33), shown through a dash-dotted line, is negative for all the memristor state bias points within the set $X \in [X_a, X_b] = [253, 1, 722]$, the pole, located as specified in Equation (34), and depicted by means of a solid line, assumes positive values across the NDR region, i.e.,

²⁸By device instantaneous resistance we intend here its memristance.

for $X \in (X_1, X_2) = (351, 1, 006)$, holding the opposite sign in the lower PDR region, i.e., for $X \in [X_a, X_1) = [253, 351)$, and in the upper PDR region, i.e., for $X \in (X_2, X_b] = (1, 006, 1, 722]$.

REMARK 6. The analyses in sections 2.2 and 2.3 have revealed that, without the series resistor, i.e., for $R_s = 0 \Omega$ in the circuit of **Figure 8A**, any bias point $Q_m = (V_m, I_m)$ lying on the NDR region of the memristor DC current-voltage characteristic is unstable under voltage control. This may be inferred also by observing that the pole s_{p,Y_m} of the device local admittance sits on the RHP for each bias point of this kind. Moreover, it is instructive to note that the pole s_{p,Y_m} of the device local admittance Y_m coincides with the eigenvalue λ of the linearized form of the memristor state

$$\begin{aligned} \tilde{\lambda} &= \left. \frac{d\dot{x}}{dx} \right|_{x=X} = \\ &= \frac{a_1 + (c_{21} + 2 \cdot c_{22} \cdot X + 3 \cdot c_{23} \cdot X^2 + 4 \cdot c_{24} \cdot X^3 + 5 \cdot c_{25} \cdot X^4) \cdot v_m^2(X) - 2 \cdot R_s \cdot v_m^2(X)}{(b_2 + c_{21} \cdot X + c_{22} \cdot X^2 + c_{23} \cdot X^3 + c_{24} \cdot X^4 + c_{25} \cdot X^5) \cdot (d_1 + 2 \cdot d_2 \cdot X + 3 \cdot d_3 \cdot X^2 + 4 \cdot d_4 \cdot X^3)} \\ &\quad \cdot \frac{1}{1 + R_s \cdot (d_0 + d_1 \cdot X + d_2 \cdot X^2 + d_3 \cdot X^3 + d_4 \cdot X^4)} \\ &\equiv s_{p,Y_{\tilde{m}}}, \end{aligned} \tag{38}$$

Equation (3), with state evolution function expressed by Equation (5), around the same operating point, i.e., recalling that, for $R_s = 0 \Omega$ in the circuit of **Figure 8A**, the voltage V_m across the memristor is just a constant, as established by the DC source,

$$\begin{aligned} \lambda &= \left. \frac{d\dot{x}}{dx} \right|_{x=X} = a_1 + c_{21} \cdot V_m^2 + 2 \cdot c_{22} \cdot V_m^2 \cdot X \\ &\quad + 3 \cdot c_{23} \cdot V_m^2 \cdot X^2 + 4 \cdot c_{24} \cdot V_m^2 \cdot X^3 + 5 \cdot c_{25} \cdot V_m^2 \cdot X^4 \\ &\equiv s_{p,Y_m}, \end{aligned} \tag{35}$$

where the latter equivalence descends from Equations (20), (29), (30), and (34). It follows that the locus of the eigenvalue λ vs. the state operating point X coincides with the diagram of the pole (34) of the device local admittance $Y_m(s)$, shown via a solid line in **Figure 8**.

Interestingly, inspecting the formula of the local admittance $Y_{\tilde{m}}$ of the combined memristor, consisting of the series combination between the linear resistor R_s and the threshold switch, about the respective operating point $Q_{\tilde{m}} = (V_{\tilde{m}}, I_{\tilde{m}})$, with $V_{\tilde{m}} = V_m + R_s \cdot I_m$, and $I_{\tilde{m}} = I_m$, i.e.,

$$Y_{\tilde{m}}(s) = \frac{1}{R_1 + R_s} \cdot \frac{s + \frac{R_1 + R_2}{L}}{s + \frac{R_s \cdot (R_1 + R_2) + R_1 \cdot R_2}{L \cdot (R_1 + R_s)}}, \tag{36}$$

it is easy to verify that, as expected from the investigation from section 2.2, its pole $s_{p,Y_{\tilde{m}}}$, expressed by

$$s_{p,Y_{\tilde{m}}} = -\frac{R_s \cdot (R_1 + R_2) + R_1 \cdot R_2}{L \cdot (R_1 + R_s)}, \tag{37}$$

resides on the left half of the complex plane (LHP) as long as the resistance R_s of the series resistor in the biasing circuit shown

in **Figure 8A** is chosen so as to meet the constraint (13), where $r|_{Q_m}$ is the threshold switch small-signal resistance r , expressed in (32) as a function of the parameters R_1 and R_2 of the small-signal equivalent circuit shown in **Figure 8B**, and evaluated at the associated operating point $Q_m = (V_m, I_m)$. It is worth to point out that the pole $s_{p,Y_{\tilde{m}}}$ of the combined device local admittance $Y_{\tilde{m}}$ about $Q_{\tilde{m}}$ coincides with the eigenvalue $\tilde{\lambda}$ of the linearized form of the memristor state Equation (3), with state evolution function expressed by Equation (5), around the corresponding threshold switch state operating point X , i.e., recalling that, for $R_s \neq 0 \Omega$ in the circuit shown in **Figure 8A**, the voltage across the memristor is a function $v_m = v_m(x)$ of the memory state x as dictated by the voltage divider formula (11),

where the last equivalence descends from Equations (20), (21), (22), (23), and (37).


3.3. Classification of the LP, LA, and EOC Regimes of the NbO Device Under Voltage and Current Control

Under voltage control, the pole s_{p,Y_m} of the memristor local admittance Y_m about any operating point $Q_m = (V_m, I_m)$

TABLE 2 | Complete classification of all the possible operating regimes of the micro-scale device depending upon nature of the stimulus and location of the bias point $Q_m = (V_m, I_m)$ on the DC characteristic.

Form of control	Location of Q_m on the DC I_m - V_m locus	Operating regime
Voltage or current	Either PDR branch	LP
Voltage (current)	NDR branch	Unstable LA (EOC)

*PDR (NDR), positive (negative) differential resistance; LP (LA), local passivity (activity); EOC, edge of chaos. Under current control, the memristor is found to converge toward one and only one globally asymptotically stable operating point Q_m for each I_m value. Under voltage control, the memristor is found to converge toward one and only one globally asymptotically stable operating point Q_m provided the DC stimulus is chosen outside of the NDR range $V_m \in (V_{m,2}, V_{m,1})$ (see the caption of **Figure 2** for details). On the other hand, if V_m falls within this range, the memristor exhibits bistability, and, depending upon the initial condition, may be asymptotically found in one of two possible locally stable operating points, which lie along distinct PDR branches of the DC current-voltage characteristic. PDR (NDR), positive (negative) differential resistance; LP (LA), local passivity (activity); EOC, edge of chaos. Under current control, the memristor is found to converge toward one and only one globally asymptotically stable operating point Q_m for each I_m value. Under voltage control, the memristor is found to converge toward one and only one globally asymptotically stable operating point Q_m provided the DC stimulus is chosen outside of the NDR range $V_m \in (V_{m,2}, V_{m,1})$ (see the caption of **Figure 2** for details). On the other hand, if V_m falls within this range, the memristor exhibits bistability, and, depending upon the initial condition, may be asymptotically found in one of two possible locally stable operating points, which lie along distinct PDR branches of the DC current-voltage characteristic.*



lying on the NDR region of the one-port DC current-voltage characteristic resides on the RHP, endowing Q_m with an unstable character. The device is locally active at any bias point of this kind, in view of condition (1) from Remark 5. Moreover, in regard to the blue branches in the DC I_m - V_m locus of Figure 2C, expressing $Y_m(s)$ from Equation (27) in the Fourier domain, i.e., as

$$Y_m(j\omega) = \Re\{Y_m(j\omega)\} + j\Im\{Y_m(j\omega)\}, \text{ with} \tag{39}$$

$$\Re\{Y_m(j\omega)\} = \frac{R_1 \cdot R_2 + R_2^2 + \omega^2 \cdot L^2}{R_1 \cdot (R_2^2 + \omega^2 \cdot L^2)}, \text{ and}$$

$$\Im\{Y_m(j\omega)\} = -\frac{\omega \cdot L}{R_2^2 + \omega^2 \cdot L^2}, \tag{40}$$

given that, as it is easy to demonstrate, $\Re\{Y_m(j\omega)\}$ is strictly positive therein (see, e.g., Figures 13A-C, respectively, show the loci of $\Re\{Y_m(j\omega)\}$ vs. ω , $\Im\{Y_m(j\omega)\}$ vs. ω , and $\Im\{Y_m(j\omega)\}$ vs. $\Re\{Y_m(j\omega)\}$ for the state operating point $X = 267$), the

voltage-controlled device is stable and locally passive at any PDR bias point, since none of the conditions in Remark 5 holds true.

All in all, as summarized in Table 2, under voltage control the memristor device is locally passive throughout each of the two PDR branches of the I_m - V_m locus, while it is locally active and unstable at each operating point on the NDR region of the DC characteristic.

However, as shown in section 3.2, any NDR operating point $Q_m = (V_m, I_m)$ of the voltage-controlled memristor can be stabilized by inserting a linear resistor, with resistance R_s satisfying the inequality (13), in series with it. In fact, as known in memristor theory (Chua, 1971), this step effectively yields another voltage-controlled memristor, which we called *combined memristor*, and it is composed of the series connection between the resistor and the threshold switch, and is stable at the respective operating point $Q_{\tilde{m}} = (V_{\tilde{m}}, I_{\tilde{m}})$, where $V_{\tilde{m}} = V_m + R_s \cdot I_m$, and $I_{\tilde{m}} = I_m$. Moreover, the voltage-controlled combined memristor is *locally passive* at any bias point $Q_{\tilde{m}}$ associated to a threshold switch operating point Q_m , which is stabilized via




FIGURE 15 | DC current $I_{\tilde{m}} \equiv I_m$ -voltage $V_{\tilde{m}} = V_m + R_s \cdot I_m$ loci of the combined memristor for $V_s = 2.9\text{V}$ and two distinct values associated to the resistance R_s of the series resistor, specifically $10\ \Omega$ (dashed magenta curve), and $25\ \Omega$ (dash-dotted green curve). The DC I_m - V_m locus of the threshold switch is also shown for reference using the red (blue) color and the solid line style for the NDR (PDR) branch, which, as studied in section 2.2 is unstable (stable) under voltage control. Note that the small-signal resistance \hat{r} of the combined memristor, expressed by $\hat{r} = Y_{\tilde{m}}^{-1}(0) = (R_s^{-1} + r^{-1})^{-1}$, is strictly positive only in the scenario where the value of $25\ \Omega$ is assigned to R_s . In fact, only in this case R_s satisfies the condition (15), given that, with reference to **Figure 3**, for our threshold switching device \hat{r} , defined in Equation (16), is found to be equal to $21.43\ \Omega$ at $X = 411$.

an opportune choice of the parameters V_s and R_s in the biasing circuit of **Figure 8A**. This follows from the fact that the real part $\Re\{Y_{\tilde{m}}(j\omega)\}$ of the combined memristor local admittance $Y_{\tilde{m}}(j\omega)$, which is derived from Equation (36) by replacing the Laplace variable s with the Fourier variable $j\omega$, and is found to be described by

$$Y_{\tilde{m}}(j\omega) = \Re\{Y_{\tilde{m}}(j\omega)\} + j\Im\{Y_{\tilde{m}}(j\omega)\}, \text{ with}$$

$$\Re\{Y_{\tilde{m}}(j\omega)\} = \frac{\omega^2 \cdot L^2 \cdot (R_1 + R_s) + (R_1 + R_2) \cdot (R_s \cdot (R_1 + R_2) + R_1 \cdot R_2)}{\omega^2 \cdot L^2 \cdot (R_1 + R_s)^2 + (R_s \cdot (R_1 + R_2) + R_1 \cdot R_2)^2}, \text{ and (41)}$$


$$\Im\{Y_{\tilde{m}}(j\omega)\} = -\frac{\omega \cdot L \cdot R_1^2}{\omega^2 \cdot L^2 \cdot (R_1 + R_s)^2 + (R_s \cdot (R_1 + R_2) + R_1 \cdot R_2)^2}, \text{ (42)}$$

results to be strictly positive across the entire range of real angular frequency values under the constraint (13), which prevents condition (4) from Remark 5 to apply. As an example, **Figures 14A,B**, respectively, depict the real and imaginary parts of the combined memristor local admittance $Y_{\tilde{m}}(j\omega)$ about the operating point $Q_{\tilde{m}} = (V_{\tilde{m}}, I_{\tilde{m}}) = (2.9\text{V}, 5.948\text{mA})$, corresponding to the threshold switch state operating point $X = 478$ and for the R_s value of $330\ \Omega$, which meets the condition (13). Plotting $\Im\{Y_{\tilde{m}}(j\omega)\}$ against $\Re\{Y_{\tilde{m}}(j\omega)\}$, on the basis of these two graphs, yields **Figure 14C**, where arrows indicate the direction of motion of the trajectory point as ω increases from $-\infty$ to ∞ .

Interestingly, choosing a resistance R_s , satisfying the inequality (15), in which for our device \hat{r} , as defined in Equation (16), and amounting to $21.43\ \Omega$ at $X = 411$, denotes the largest modulus of the threshold switch differential resistance across its entire DC locus NDR region, the combined memristor is

found to feature a strictly PDR. This is demonstrated graphically in **Figure 15**, showing the DC current $I_{\tilde{m}} \equiv I_m$ -voltage $V_{\tilde{m}} = V_m + R_s \cdot I_m$ characteristics of the combined device in a couple of distinct scenarios, specifically for R_s set to $10\ \Omega$, where the condition (15) is not satisfied (dashed magenta curve), and to $25\ \Omega$, where the constraint (15) is met (dash-dotted green locus), respectively, besides the DC I_m - V_m locus of the threshold switch, depicted in solid line style, and using the red and blue colors for the NDR and PDR branches, respectively.

All in all, under the constraint (15), with \hat{r} defined in formula (16), the combined memristor is stable and locally passive along its entire DC $I_{\tilde{m}}$ - $V_{\tilde{m}}$ locus, since in these circumstances none of the 4 conditions from Remark 5 may ever apply at any of its bias points (the green dash-dotted DC current-voltage characteristic, which is illustrated in **Figure 15** for $R_s = 25\ \Omega$, is exhibited by a combined device of this kind). On the other hand, in case the constraint (13) does not hold true along part of threshold switch NDR branch, then, similarly as it is the case for the threshold switch itself, also the DC characteristic of the voltage-controlled combined memristor would feature a region endowed with negative slope (the magenta dashed DC current-voltage characteristic, which is illustrated in **Figure 15** for $R_s = 10\ \Omega$, is exhibited by a combined device of this kind), and similar conclusions, as drawn above for the operating regimes of the voltage-controlled NaMLab micro-structure, would apply to the resistor-NbO device series combination under voltage control. More specifically, in these circumstances, the voltage-controlled combined memristor would be locally passive along either of the two PDR branches of the DC $I_{\tilde{m}}$ - $V_{\tilde{m}}$ locus, while it would be locally active and unstable, in view of condition 1 from Remark 5,



throughout its DC characteristic NDR branch, which corresponds to that part of the NDR region of the threshold switch DC I_m-V_m locus, where the condition (13) is not met.

Importantly, as revealed via the investigation of section 2.2, under current control the NbO memristor is stable at each operating point Q_m residing along the NDR region of its DC I_m-V_m locus. Here it is of interest to derive the memristor local impedance Z_m , which is simply expressed by the inverse of the device local admittance Y_m of Equation (27). In the Fourier domain, Z_m is given by

$$Z_m(j\omega) = \Re\{Z_m(j\omega)\} + j\Im\{Z_m(j\omega)\}, \text{ with} \\ \Re\{Z_m(j\omega)\} = R_1 \cdot \frac{R_2 \cdot (R_1 + R_2) + \omega^2 \cdot L^2}{(R_1 + R_2)^2 + \omega^2 \cdot L^2}, \text{ and} \quad (43)$$

$$\Im\{Z_m(j\omega)\} = \frac{\omega \cdot L \cdot R_1^2}{(R_1 + R_2)^2 + \omega^2 \cdot L^2}. \quad (44)$$

At any operating point Q_m along the entire NDR region of the device DC I_m-V_m characteristic, R_2 is strictly negative, while $R_1 + R_2$ is strictly positive. It follows that the real part $\Re\{Z_m(j\omega)\}$ of

the memristor local impedance goes negative within the angular frequency range

$$\omega_{l,Z_m} = -\frac{\sqrt{-R_2 \cdot (R_1 + R_2)}}{L} < \omega < \omega_{r,Z_m} \\ = +\frac{\sqrt{-R_2 \cdot (R_1 + R_2)}}{L} \quad (45)$$

For example, **Figures 16A,B** illustrate the real and imaginary parts of the memristor local impedance $Z_m(j\omega)$ about the operating point $Q_m = (V_m, I_m) = (0.937 \text{ V}, 5.948 \text{ mA})$ as a function of the angular frequency ω , respectively. Here, $\Re\{Z_m(j\omega)\} < 0 \Omega$ for the angular frequency range specified in Equation (45), where $\omega_{r,Z_m} = -\omega_{l,Z_m} = 18.305 \text{ Mrad} \cdot \text{s}^{-1}$, as indicated also in the corresponding Nyquist plot, illustrated in **Figure 16C**.

All in all, as reported in **Table 2**, under current control, the NaMLab NbO threshold switch is locally passive at each bias




FIGURE 17 | Current compliance-constrained response of the NbO memristor to a quasi-DC voltage stimulus. **(A)** Strictly positive triangular voltage waveform v_s of amplitude $\hat{v}_s = 1.45$ V and period $T = 9$ s falling directly across the device only when the latter is out of the compliance regime, and time waveform of the memristor voltage, which, when the current through the micro-structure attains the compliance level, descends abruptly to a fixed value, keeping unchanged thereafter till the time instant, at which the triangular stimulus descends below it. **(B)** Memory state response to the current-constrained quasi-DC voltage excitation test. **(C)** Current flowing through the device under the compliance-constrained quasi-static test. The red and blue waveforms in **(A,C)** were respectively extracted from experimental measurements performed at a chamber ambient temperature T_{amb} of -20°C and from a numerical simulation of the model, consisting of the DAE set (3) and (4), with state evolution and memductance functions, respectively, expressed by Equations (5) and (6), under nominal conditions, and of the DAE set (7) and (8), with state evolution and memristance functions, respectively, expressed by Equations (9) and (10), with $i_m = I_c = 5$ mA, in compliance mode, for an initial condition $x_0 \triangleq x(0)$ equal to 253.15. The green waveforms in **(A,B)** report further results from the model simulation. Plotting the memristor current i_m from **(C)** against the source voltage v_s from **(A)**, i.e., against the voltage, which would fall across the micro-device in case it would never operate in compliance mode, results in the quasi-static current-voltage locus shown in **Figure 19** through a blue dotted (magenta dashed) curve, as extracted via measurements (through a model numerical simulation). Six numbered arrows, referring to the magenta dashed curve, show the evolution of the trajectory point (v_s, i_m) over time in one input cycle. No point exists along the vertical line numbered 2 (5), when the micro-structure is abruptly transitioning into (out of) the compliance regime, when the locus visits data paths 3, and 4, i.e., the vertical lines are only drawn for visualizing better the sequence of events preceding and following the current-limited phase (see also **Figure 20B** on a compliance-free quasi-DC voltage excitation test with $R_s = 0 \Omega$). With respect to the numerical simulation result, in case i_m from **(C)** were plotted against v_m from **(A)** in **Figure 19**, the resulting locus would differ from the i_m-v_s characteristic only over the compliance phase, when the only trajectory point from the arrowed path $3 \rightarrow 4$ of the magenta dashed curve, which one would observe in this case after $Q_{m,A}^{(quasi-DC)}$ and before $Q_{m,C}^{(quasi-DC)}$ would be $Q_{m,B}^{(quasi-DC)}$, which coincides with the only possible device operating point under current control with $i_m = I_c$, as may be inferred via the load line analysis ($Q_{m,B}^{(quasi-DC)}$) represents the unique intersection point between the device DC I_m-V_m locus, shown in black in **Figure 19**, and the horizontal load line $I_m = I_c$ associated to the compliance phase, when the quasi-DC voltage source across the threshold switch acts as a DC current source of value $I_s = I_c$.


point on either of the two PDR branches of the DC current-voltage characteristic, while it is locally active and stable, i.e., it is poised on the EOC, throughout the NDR region of the I_m-V_m locus.

4. QUASI-STATIC BEHAVIOR OF THE MICRO-SCALE DEVICE

This section is devoted to explain the difference between the quasi-DC and the DC behaviors of the memristor device so as to clarify once and for all some of the misconceptions, which are often encountered in the literature in this regard. The response of the threshold switch to a slowly varying purely AC periodic

stimulus, typically referred to as *quasi-static* or *quasi-DC* input, may either deviate from or accurately mimic the DC behavior depending upon the nature of excitation waveform, i.e., whether it is in voltage or in current form. **Figure 17** shows both experimental results (in red) and model solutions (predictions of measurements in blue and further numerical results in green) on the NaMLab memristor dynamics in response to a strictly positive purely AC periodic quasi-static voltage stimulus of triangular shape, amplitude $\hat{v}_s = 1.45$ V, and period $T = 9$ s²⁹,

²⁹Given that, as anticipated earlier, it is reasonable to associate the device memory state x to its internal temperature T expressed in units K, the initial condition $x_0 = 253.15$ corresponds to $T_0 \triangleq T(0) = -20^\circ$, which coincides with the ambient temperature T_{amb} set in the chamber hosting the threshold switch during the lab test.



as shown in plot (A), for $x_0 \triangleq x(0s) = 253.15$, and under current constraint measures. In this regard, in order to prevent an irreversible damage to the memristor physical structure during the device abrupt off-to-on resistance switching process, the maximum current flowing through the micro-scale device, was limited to a compliance value I_c of 5 mA both in the lab and in the model numerical simulation. **Figures 17A-C** show the time evolution of memristor voltage v_m , state x , and current i_m in this current-constrained quasi-DC voltage excitation test, respectively. Plotting i_m against v_s on the basis of the experimental measurements (model numerical simulations) results in the blue dotted (magenta dashed) quasi-static locus shown in **Figure 19**. Note that the locus of the memristor current vs. the memristor voltage coincides with the i_m-v_s characteristic when the device is out of the compliance regime, i.e., as the trajectory point moves from³⁰ $Q_{m,O}^{(quasi-DC)}$ to $Q_{m,A}^{(quasi-DC)}$,

during the ascending phase of the voltage stimulus, and from $Q_{m,C}^{(quasi-DC)}$ to $Q_{m,O}^{(quasi-DC)}$, during the descending phase of the voltage stimulus, while it consists of a single point, namely $Q_{m,B}^{(quasi-DC)}$, which coincides with the intersection between the device DC I_m-v_m characteristic and the horizontal load line $i_m = I_c$, throughout the compliance phase (Slesazek et al., 2014). The reason why the device quasi-DC i_m-v_m locus does not visit NDR points between $Q_{m,A}^{(quasi-DC)}$ and $Q_{m,B}^{(quasi-DC)}$ along the device DC I_m-v_m characteristic, also shown in black in the same figure, lies in the instability of these points under voltage control. Moreover, the load line-based analysis of the unique memristor operating point $Q_{m,B}^{(quasi-DC)}$ at compliance clarifies

of the underlying characterization test, especially for the purpose of comparing the threshold switch response to approximately static excitations to its behavior under DC stress. In the remainder of the paper, a generic point of this kind is referred to as *quasi-DC point* so as to differentiate its name from the one— specifically DC operating or bias point—attributed to a generic point $Q_{m,i}$ along the device DC I_m-v_m characteristic.

³⁰The superscript in the symbol of a generic point $Q_{m,i}^{(quasi-DC)}$ - $i \in \{I, II, \dots\}$ —along a device quasi-DC i_m-v_m locus is meant to highlight the quasi-static nature




FIGURE 19 | Black solid curve: DC i_m - V_m locus of the NbO memristor, as derived from **Figure 2C** for $i_m \in [0, 10]$ mA. Blue dotted (magenta dashed) curve: quasi-DC i_m vs. v_s characteristic of the NbO device, as extracted through measurements (by means of a numerical simulation of the model), where a purely positive periodic triangular voltage signal v_s of amplitude $\hat{v}_s = 1.45$ V and frequency $f = 0.11$ Hz was applied directly across the memristor—see **Figure 17** for more details—until each time instant at which, during an abrupt off-to-on threshold switching process, the current i_m through the micro-structure attained a compliance level I_c set to 5 mA, while turning into a DC source of current $I_s = I_c$ throughout each compliance mode phase. Note that, in accordance with similar current-limited quasi-DC loci reported in the literature, the horizontal axis for the blue dotted and magenta dashed characteristics shows the voltage, which would fall across the device in case it would never enter the compliance domain, i.e., in case it would always keep in the nominal operating mode, while, as explained in the text, the actual voltage dropping between the two memristor terminals under the current-limited regime is governed by the current-controlled Ohm law (8), with memristance R defined in Equation (10), and for $i_m = I_c$. Referring to the numerical simulation result for this current-constrained quasi-DC voltage excitation test, plotting i_m vs. v_m would coincide with the magenta dashed i_m - v_s locus out of compliance, i.e., from $Q_{m,O}^{(quasi-DC)} = (0\text{ V}, 0\text{ V})$ to $Q_{m,A}^{(quasi-DC)} = (1.007\text{ V}, 1.963\text{ mA}) \approx Q_{m,1} = (1.007\text{ V}, 2.037\text{ mA})$ (data path 1) in the ascending phase of the stimulus, and from $Q_{m,C}^{(quasi-DC)} = (0.953\text{ V}, 0.999\text{ mA})$ back to $Q_{m,O}^{(quasi-DC)}$ in the descending phase of the stimulus (data path 6), while it would simply result in a single point, specifically $Q_{m,B}^{(quasi-DC)} = (0.954\text{ V}, 5\text{ mA})$, throughout the compliance mode phase, instead of the data path 3 \rightarrow 4 appearing when the horizontal axis shows the triangular excitation signal v_s (Slesazek et al., 2014) (no data point exists along the vertical lines numbered 2 and 5, which simply show the abrupt device set and reset transitions, respectively). Green (yellow) solid curve: AC i_m vs. v_m characteristic of the NbO device extracted in a lab experiment (from a numerical simulation of the model), as the series combination between the memristor and a resistor with resistance $R_s = 330\ \Omega$ is excited by a purely positive periodic triangular voltage signal v_s of amplitude $\hat{v}_s = 4$ V and frequency $f = 10$ kHz (see **Figure 18** for details). As the experiment (model numerical simulation) reveals, the green (yellow) solid curve approximates with good accuracy the black-colored DC i_m - V_m characteristic.

why, as may be inferred by inspecting plot (A) in **Figure 17**, the memristor voltage follows the 0.11 Hz-periodic triangular stimulus only as long as the micro-structure operates out of the compliance regime, while it abruptly decreases to the voltage of the only possible device bias point for $i_m = I_c$, as soon as the device sets into the compliance mode, keeping unchanged afterwards, till the periodic voltage stimulus decreases below the constant memristor voltage level $V_{m,B}$, i.e., the abscissa of $Q_{m,B}^{(quasi-DC)}$.

REMARK 7. Basically, the periodic voltage generator v_s , appearing in parallel to the threshold switch, begins to source a DC current I_s , equal to the earlier specified upper bound I_c , as soon as the device current is about to exceed the compliance level during the abrupt turn-on process of the micro-structure, and keeps operating in this “DC current mode” as long as the periodic voltage waveform, which it would have sourced continuously in case no current limitation strategy were set into place, is about to decrease below the voltage of

the only possible DC operating point, which the device may admit throughout the compliance phase. In order to reproduce the device behavior in compliance mode using our mathematical description, as the current flowing through the micro-structure attains the specified threshold I_c , the voltage-controlled device DAE set (3) and (4), with state evolution function $g(\cdot, \cdot)$ expressed by Equation (5) and memductance function $G(\cdot)$ described via Equation (6), is recast as the model of a current-controlled generic memristor, namely (7) and (8), with state evolution function and memristance function, respectively, expressed by Equations (9) and (10), in which i_m is fixed to the compliance current³¹ I_c .

Now, if a series resistor of resistance R_s , chosen in accordance with the inequality (15), in which the threshold value \hat{r} , defined

³¹With reference to **Figure 17**, due to the extremely fast dynamics of the device during on-switching, as the current from plot (C) attains the compliance level, the memory state x from plot (B) [memristor voltage v_m from plot (A)] reaches almost instantaneously the zero of the state evolution function in Equation (9) (the voltage of the only possible operating point $Q_{m,B}$ of the threshold switch) for $i_m = I_c$, keeping unaltered throughout the compliance phase.




FIGURE 20 | (A) Small-signal resistance $r|_{v_m=v_m}$ (in red) vs. memristor DC voltage V_m for all the possible NDR DC operating points of the threshold switch (refer also to **Figures 2, 3**). In general, for each admissible negative value \tilde{r} of the small-signal resistance in the NDR region, the horizontal line $r = \tilde{r}$ crosses the $r|_{v_m=v_m}$ vs. V_m locus in two points; let us call them $P_{m,-}^{(R_s=-\tilde{r})}$ and $P_{m,+}^{(R_s=-\tilde{r})}$, enclosing the set of NDR operating points, which would not be stabilized by the insertion of a linear resistor of resistance $R_s = -\tilde{r}$ in series with the threshold switch (here \tilde{r} is stepped across the range of values $\{0 \Omega, -5 \Omega, -10 \Omega, -15 \Omega, -20 \Omega\}$). $P_{m,-}^{(R_s=0 \Omega)}$ ($P_{m,+}^{(R_s=0 \Omega)}$) lies in correspondence with the uppermost (lowermost) point of the NDR region of the device DC I_m - V_m characteristic, identified via the memristor DC voltage $V_m = V_{m,2} = 0.826 \text{ V}$ ($V_m = V_{m,1} = 1.007 \text{ V}$). The horizontal axis location of $P_{m,-}^{(R_s=5 \Omega)}$ ($P_{m,+}^{(R_s=5 \Omega)}$) is identified by the DC V_m value of the 0.865 V (1.007 V). The abscissas of points $P_{m,-}^{(R_s=10 \Omega)}$ and $P_{m,+}^{(R_s=10 \Omega)}$, respectively, are 0.898 and 1.006 V . The memristor DC voltage at point $P_{m,-}^{(R_s=15 \Omega)}$ ($P_{m,+}^{(R_s=15 \Omega)}$) is 0.928 V (1.003 V). Finally, the V_m values of points $P_{m,-}^{(R_s=20 \Omega)}$ and $P_{m,+}^{(R_s=20 \Omega)}$ are in turn 0.961 and 0.994 V . **(B)** Device quasi-DC locus (in blue solid line style) emerging on the v_m - i_m plane over one input cycle under compliance-free voltage stimulation of the sole device ($R_s = 0 \Omega$) with a periodic triangular voltage signal of amplitude $\hat{v}_s = 1.04 \text{ V}$ and period $T = 10 \text{ s}$, as follows from a numerical simulation of the proposed device model from an initial condition x_0 of value 253.15 . Six numbered arrows, superimposed on top of the blue solid curve, visualize the path, which the quasi-DC point (v_m, i_m) follows over time in one period. No data point exists on the vertical blue solid line numbered 2 (5), which simply shows the device abrupt set (reset) transition. The PDR branches (NDR branch) of the device DC current-voltage characteristic are (is) plotted in dashed line style and magenta (green) color. A triplet of load lines, in dashed-dotted line style and different colors, is also depicted to indicate, once again, that only their crossings with intrinsically stable PDR parts of the device DC I_m - V_m characteristic appear also as points of the quasi-static i_m - v_m locus in blue solid line style. As expected from the analysis in section 2(b), the quasi-static locus visits none of the DC operating points, lying on the green dashed NDR branch, since, under voltage control, the latter may not be stabilized without a series resistor. Given that the vertical lines numbered 2 and 5 are data free, the quasi-DC locus is in fact composed of two disconnected branches, which are separated by the entire NDR branch of the DC locus. Now, the uppermost (lowermost) quasi-DC point of the lower (upper) branch of the blue solid curve, indicated via a blue square marker, is located at $Q_{m,+}^{(quasi-DC, R_s=0 \Omega)} = (1.007 \text{ V}, 1.990 \text{ mA})$ [$Q_{m,-}^{(quasi-DC, R_s=0 \Omega)} = (0.826 \text{ V}, 53.399 \text{ mA})$], in good accordance with the V_m coordinate of $P_{m,+}^{(R_s=0 \Omega)}$ ($P_{m,-}^{(R_s=0 \Omega)}$) predicted in **(A)**.

in Equation (16), was found to be equal to 21.43Ω at $X = 411$ for our threshold switch, is now inserted between a quasi-DC voltage stimulus and the memristor, the latter undergoes dynamics, which closely approximate its DC behavior. With reference to **Figure 18**, in which the blue and red color is, respectively, adopted to visualize the lab measurements and their model predictions, when a strictly positive purely AC periodic triangular voltage waveform³² v_s of amplitude $\hat{v}_s = 4 \text{ V}$ and period $T = 0.1 \text{ ms}$, as shown in plot (A), is applied to the series combination of a series resistor of resistance $R_s = 330 \Omega$ and the NamLab NbO memristor sample, the state, voltage, and current of the threshold switch exhibit the time waveforms illustrated in plots (B), (C), and (D), respectively. Here, where it is the series resistance which acts as memristor current limiter, plotting the memristor voltage against the memristor current—see the green (yellow) locus in **Figure 19** in regard to the experimental result (the model numerical simulation)—replicates precisely the threshold switch DC I_m - V_m characteristic, drawn in black in the same figure. The agreement between the quasi-static and DC behaviors of the voltage-controlled threshold switch in this case descends from the fact that the chosen value for the resistance R_s of the series resistor stabilizes the entire device DC locus NDR branch, which, on the other hand, was left unstable, except for

the compliance-controlled operating point $Q_{m,B}$, in the current-constrained quasi-DC voltage excitation test shown in **Figure 17**. In case the linear resistance R_s , set in series to the threshold switch so as to stabilize one of its NDR operating points, according to constraint (13), is however not sufficiently large to satisfy condition (15), part of the NDR region of the device DC I_m - V_m locus will keep unstable. Let us gain some insight into the effects of the partial stabilization of the device DC locus NDR branch on its response to a compliance-free quasi-static voltage stimulation.

REMARK 8. **Figure 20A** shows how the small-signal resistance $r|_{v_m=v_m}$ of the threshold switch changes with its DC voltage throughout the NDR region, where V_m assumes values in the range $(V_{m,2}, V_{m,1}) = (0.826, 1.007) \text{ V}$, as discussed in the derivation of the DC X - V_m , X - I_m , and I_m - V_m characteristics of the volatile memristor [refer to **Figures 2A–C** from section (2)(b), respectively]. Importantly, in case the series resistance R_s is set to a certain value lower than $|\hat{r}|$, which, as specified in Equation (16), is equal to 21.43Ω at $V_m = 0.981 \text{ V}$, the graph in **Figure 20A** may be interrogated to derive the range of memristor DC voltage values, at which the operating points of the NbO micro-memristor keeps unstable. For example, with R_s , respectively equal to $0, 5, 10, 15,$ and 20Ω , the open set of unstable NDR V_m values is in turn $(0.826, 1.007) \text{ V}$, covering the entire NDR region of the device DC locus, $(0.865, 1.007), (0.898, 1.006), (0.928, 1.003),$ and $(0.961, 0.994) \text{ V}$. Employing a numerical simulation of the polynomial model, **Figure 20B** shows via a blue solid curve the

³²Despite the input frequency is not close to 0 Hz in this case, as far as our micro-scale device is concerned, the input voltage waveform of **Figure 18A** may be practically considered a quasi-DC stimulus.





FIGURE 21 | Blue solid curves: Memristor quasi-static current-voltage loci over one cycle of a period- T triangular voltage signal applied across the series combination between the NaMLab micro-structure and a series resistor of variable resistance R_s without any current limitation measure, as results from numerical simulations of the device polynomial model with initial condition $x_0 = 253.15$. The input period T was fixed to 10 s, while, in order to achieve a similar range in quasi-DC memristor currents, the amplitude \hat{v}_s of the voltage stimulus was appropriately increased as R_s was assigned larger values. **(A)** $R_s = 5 \Omega$, $\hat{v}_s = 1.2 \text{ V}$. **(B)** $R_s = 10 \Omega$, $\hat{v}_s = 1.575 \text{ V}$. **(C)** $R_s = 15 \Omega$, $\hat{v}_s = 1.925 \text{ V}$. **(D)** $R_s = 20 \Omega$, $\hat{v}_s = 2.25 \text{ V}$. The PDR branches (NDR branch) of the device DC current-voltage characteristic are (is) plotted in dashed line style and magenta (green) color. As studied in section 2(c), the larger is the value assigned to $R_s = -\tilde{r}$, with \tilde{r} assuming values in $\{-5 \Omega, -10 \Omega, -20 \Omega\}$, the wider is the range of memristor NDR operating points, which are stabilized through the introduction of the series resistor, and, as a result, form part of the quasi-static i_m-v_m characteristic [in other words, the horizontal distance between the black-filled markers, connected by the unstable part of the dashed green NDR branch, which may not be observed in the quasi-static test, reduces from **(A)** to **(D)**]. With reference to **(A,B)**, where the quasi-DC loci are endowed with six numbered arrows to show the time evolution of the trajectory point (v_m, i_m) over one input cycle, no data point exists on the solid blue line numbered 2 (5), which is added simply to indicate the threshold switch abrupt set (reset) transition. Importantly, the direction of either of the set and reset discontinuous transitions is the same as the load line slope $-R_s^{-1}$. This explains why the set and reset transitions in **(A,B)** are not vertically oriented, unlike their counterparts in **Figure 20B**. Set and reset transitions (and numbered arrows) are not shown in **(C,D)** in order to avoid clutter. Four load lines are also drawn in **(A)** to reveal, once more, that only their intersections with inherently stable PDR parts or stabilized NDR parts of the device DC I_m-V_m characteristic appear also as points of the quasi-static i_m-v_m locus in blue solid line style. The coordinates of the two quasi-static points, highlighted via blue filled squares, and sitting on the lowest and highest locations of the upper and lower branch of the blue solid locus, respectively, are reported below for each of the four plots: **(A)** $Q_{m,-}^{(quasi-DC, R_s=5\Omega)} = (0.863 \text{ V}, 14 \text{ mA})$ and $Q_{m,+}^{(quasi-DC, R_s=5\Omega)} = (1.007 \text{ V}, 2.114 \text{ mA})$. **(B)** $Q_{m,-}^{(quasi-DC, R_s=10\Omega)} = (0.896 \text{ V}, 9.202 \text{ mA})$ and $Q_{m,+}^{(quasi-DC, R_s=10\Omega)} = (1.006 \text{ V}, 2.338 \text{ mA})$. **(C)** $Q_{m,-}^{(quasi-DC, R_s=15\Omega)} = (0.922 \text{ V}, 6.953 \text{ mA})$ and $Q_{m,+}^{(quasi-DC, R_s=15\Omega)} = (1.005 \text{ V}, 2.401 \text{ mA})$. **(D)** $Q_{m,-}^{(quasi-DC, R_s=20\Omega)} = (0.954 \text{ V}, 4.997 \text{ mA})$ and $Q_{m,+}^{(quasi-DC, R_s=20\Omega)} = (1 \text{ V}, 2.736 \text{ mA})$. For each value of \tilde{r} in the aforementioned set, the V_m coordinates of the quasi-DC points $Q_{m,-}^{(quasi-DC, R_s=-\tilde{r})}$ and $Q_{m,+}^{(quasi-DC, R_s=-\tilde{r})}$ are then in good agreement with the abscissas of the corresponding points $P_{m,-}^{(R_s=-\tilde{r})}$ and $P_{m,+}^{(R_s=-\tilde{r})}$, which are reported in the caption of **Figure 20**, respectively.

quasi-DC locus appearing over each input cycle on the v_m-i_m plane upon the application of a periodic triangular voltage signal v_s of amplitude $\hat{v}_s = 1.1 \text{ V}$ and period $T = 10 \text{ s}$ across the sole device ($R_s = 0 \Omega$) without setting up any current upsurge control strategy over the course of the device turn-on process. The blue solid curve, endowed with numbered arrows indicating the time evolution of the trajectory point (v_m, i_m) over one input cycle, visits the device DC locus PDR branches (in magenta dashed line style), but, as expected from the discussion in section 2(b) as well as from the analysis of plot (A) in **Figure 20**, does not go through any operating point lying on the device DC locus NDR branch (in green dashed line style). The abscissa of the lowermost (uppermost) blue-filled square marker on the upper (lower) branch of the

discontinuous³³ quasi-DC i_m-v_m locus is in fact 0.826 V (1.007 V). Finally, **Figure 21** gives evidence for the decrease in horizontal distance between the blue square markers in the discontinuous locus appearing on the v_m-i_m plane upon the application of the same compliance-free quasi-static voltage excitation as established for the simulation shown in **Figure 20B** through the series combination between the NaMLab memristor and a linear resistor R_s , as the resistance of the latter is increased stepwise across the

³³No data point exists along the vertical line numbered 2 (5), which is simply meant to visualize the abrupt device set (reset) transition, and features the same slope as the 3 load lines drawn in **Figure 20B** to demonstrate, once more, that only their crossings with PDR parts of the device DC characteristic appear also as quasi-static points along the blue solid curve.



range {5 Ω plot (A), 10 Ω, plot (B), 15 Ω, plot (C), 20 Ω plot (D)}. This was expected from the analytical treatment of section 2(c), as well as from the investigation of plot (A) in Figure 20. In fact, the abscissas of the lowermost (uppermost) blue-filled square markers on the upper (lower) branches of the discontinuous³⁴ quasi-DC i_m-v_m loci in plots (A–D), respectively, are 0.863 V (1.007 V), 0.896 V (1.006 V), 0.922 V (1.005 V), and 0.954 V (1 V).

Last but not least, inserting a quasi-static current through the memristor, the resulting AC i_m vs. v_m locus is found to resemble closely the device DC I_m-V_m characteristic. This is shown by means of a numerical simulation of the DAE set (7) and (8), with state evolution and memristance functions, respectively, expressed by (9) and (10) and for $x_0 = 253.15$. As illustrated in Figure 22A, a quasi-DC strictly positive AC periodic triangular current i_s , of amplitude 15 mA and period $T = 9$ s, is let flow through the NbO memristor. It follows that the state and voltage of the device oscillate over time as depicted in Figures 22B,C, respectively. The resulting memristor

AC current vs. voltage locus, highlighted with the blue color in plot (Figure 22D), approximates accurately the device I_m-V_m characteristic, reproduced in magenta in the same figure. This was expected from the investigation of section 2.2, since the entire NDR branch of the memristor DC locus is stable under current control.

Before summing up the main results of this pedagogical article, it is worth to point out that the NbO micro-memristor exhibits the fingerprint of all memristors, namely the *pinched hysteresis loop* (Chua, 2014) on the voltage-current plane. Figure 23, based upon numerical simulations of the proposed polynomial-based model, depicts how the steady-state i_m vs. v_m locus evolves upon exciting the device with an AC source of the form $i_s = \hat{i}_s \cdot \sin(2 \cdot \pi \cdot f \cdot t)$ with $\hat{i}_s = 15$ mA, as the frequency is swept stepwise across the set of values $\{10^4, 10^5, 10^6, 4 \cdot 10^6, 10^7, 10^8, 10^9\}$ Hz. Interestingly, each loop is tangential in the origin (Bialek et al., 2011), as highlighted for a representative scenario, specifically for $f = 10^6$ Hz, by showing the direction of motion of a trajectory point along the associated characteristic over time (see the sequence of arrows on the red locus). For the lowest frequency from the aforementioned set, the locus is similar to a quasi-static characteristic under bipolar current control (compare it with the one in Figure 22D, where the current stimulus is strictly positive). As the input frequency is increased, the pinched hysteresis loop opens up and differentiates more and more from the DC locus. After a

³⁴As indicated for four V_s values in (a), the intersections between a load line and the device DC locus appear as quasi-DC points along the blue solid curve if and only if these crossings lie along either PDR branch or along the stabilized parts of the NDR branch of the device DC locus. Finally, numbered arrows and data-free set/reset transitions, featuring the same slope as the respective load lines, are shown only in plots (A) and (B), since, given the increasingly short horizontal distance between the blue square markers as R_s is assigned larger values, they would create clutter in plots (C) and (D).




FIGURE 23 | Pinched hysteresis loops (Chua, 2014) of tangential type (Bialek et al., 2011), emerging at steady-state on the v_m - i_m plane under the application of an AC source, generating a sine wave current of the form $i_s = \hat{i}_s \cdot \sin(2 \cdot \pi \cdot f \cdot t)$ directly across the NbO memristor, for $\hat{i}_s = 15$ mA, as the frequency is stepped across the set of values $\{10^4, 10^5, 10^6, 4 \cdot 10^6, 10^7, 10^8, 10^9\}$ Hz. These results were obtained by numerical simulation of the proposed polynomial-based DAE set (3) and (4), with $g(x, v_m)$ and $G(x)$ expressed by Equations (5) and (6), respectively, and for an initial condition fixed to $x_0 = 253.15$. For the scenario associated to the lowest input frequency in the aforementioned set, the locus resembles closely a quasi-static characteristic under current control, similarly as the plot of i_m vs. v_m in **Figure 22D**, with the only difference that here the input assumes also negative values. As the frequency is increased, first the overall loop lobe area is found to increase, while, concurrently, the shape of the characteristic differentiates itself more and more from the DC i_m vs. v_m locus (arrows are superimposed on top of one of the characteristics, specifically the red one observed for $f = 10^6$ Hz, to provide evidence for the tangential nature of the loop). Then, after a certain threshold frequency, as expected of all memristors, the pinched hysteresis loop begins to shrink monotonously with the frequency (Chua, 2014). For very high frequencies the locus reduces to a straight line, as expected of all generic memristors (note that, differently from what happens for ideal and ideal generic memristors, the slope of the linear i_m - v_m characteristic in this limiting cases depends upon the input amplitude) (Chua, 2015).




FIGURE 24 | Schematics (A) and TEM image of the micro-device stack (B).

certain point, however, the loop lobe area begins to decrease progressively, as expected of all resistance switching memories (Chua, 2014), until, for the largest frequency value, the locus reduces to a straight line, as is the case for all generic memristors (Chua, 2015).

5. DISCUSSION

Miniaturized memristor devices based upon certain materials, such as niobium dioxide, are able to amplify infinitesimal fluctuations in energy, and, when they exhibit such an impressive and peculiar capability, they are said to operate in the locally active regime. Since the potassium and sodium ion channels in biological axon membranes (Hodgkin and Huxley, 1952) are locally active memristors (Chua et al., 2012), which provide an essential contribution for the emergence of the all-or-none neuronal spiking behavior, it is clear that solid-state resistance switching memories, which admit a negative small-signal resistance over a range of operating points, which, as explained in this manuscript, constitutes a signature for their capability to enter the LA domain, will play a major role for the development of basic electronic building blocks of novel biomimetic neuromorphic networks. There have already been a few promising attempts to adopt these kinds of memristor physical realizations (Pickett and Williams, 2012) for the electronic implementation of biological neurons, the so-called neuronal memristors, or neuristors for short (Pickett et al., 2013; Yi et al., 2018), which have been further combined through various coupling arrangements to form memristive cellular automata endowed with computational universality (Pickett and Williams, 2013), and memristive cellular neural networks (M-CNNs), which, supporting the emergence of dynamic patterns (Weiher et al., 2019; Demirkol et al., 2021), may be employed to solve complex non-deterministic polynomial-time (NP)-hard optimization problems, such as the challenging task of coloring the vertices of an undirected graph (Weiher et al., 2021). In this article, we employed powerful techniques from non-linear circuit (Chua, 1987) and system (Ascoli et al., 2019; Corinto et al., 2020) theory as well as rigorous concepts from the theory of complexity to gain a thorough understanding of the non-linear dynamics of a locally active memristive microstructure from NaMLab. Given the inherent instability of the NDR branch of the device DC current I_m -voltage V_m characteristic under voltage control, the condition for the stabilization of any operating point $Q_m = (V_m, I_m)$ along it has been discussed from different viewpoints: (1) using a circuit-theoretic approach with the load line method; (2) applying a system-theoretic graphical tool, enabling the analysis of first-order systems, and known as DRM (Chua, 2018); (3) pursuing a classical linearization analysis of the memristor state equation in the time (frequency) domain on the basis of the eigenvalue (the pole of the device local admittance) about the operating point. The application of the LA theorem (Chua, 2005) to the device small-signal circuit model, extracted from the expression of the memristor local admittance, has subsequently allowed us to tabulate all the possible device operating modes, specifically the locally passive, the locally active and unstable, and the locally passive and stable regimes, the latter being typically referred to as EOC domain, depending upon its bias point as well as upon the nature of the control signal, being in voltage or current form. The availability of a full picture of the memristor behavior, derived by means of a rigorous theoretical analysis corroborated by experimental measurements on device samples, is instrumental for the future development of a systematic

approach to design bio-inspired oscillatory networks. Finally, it is worth pointing out that this research provides clear evidence for the significant role that non-linear circuit and system theory assumes for gaining a deep insight into the operating principles of inherently non-linear memristive devices and circuits, which constitutes a crucial prerequisite for the development of a rigorous technique, aware of all the key system parameters in action, to design variability-tolerant neuromorphic electronic hardware.

6. CONCLUSIONS

In order for complex phenomena, e.g., the generation of action potentials in neuronal axon membranes, to emerge in biological systems, some of their essential units have to display the capability to enter a locally active operating mode, where they would be able to amplify the small-signal, upon the provision of a suitable DC energy source (Ascoli et al., 2020a). For example, the basic unit in the neuronal axon membrane may operate in the LA domain, and, most remarkably, in its “pearl” subdomain, referred to as EOC, and hosting the germ of complexity. This is possible because the membrane accommodates two voltage-controlled volatile memristors, namely the potassium and sodium ion channels³⁵, which may boost local fluctuations in energy when biased on the NDR regions of their DC current-voltage loci (Chua et al., 2012). Recently, several research groups have presented solid-state volatile memory devices with DC characteristics including well-defined NDR regions (Pickett and Williams, 2012). Biasing any of such devices in some point, where the respective DC current-voltage locus features a negative slope, the memristor is said to operate in the LA regime. Superimposing a small-signal on top of the DC operating point, the locally active memristor may operate similarly as a MOS transistor biased in the saturation region, amplifying the local fluctuations at the expense of some DC power supply. Besides opening up the opportunity to design transistor-less small-signal amplification circuits as well as oscillatory networks, in which the emergence of spatiotemporal phenomena (Weiher et al., 2019) may be exploited to solve complex optimization problems (Weiher et al., 2021), the adoption of locally active memristors in electronics may also allow an accurate reproduction of the non-linear dynamics of potassium and sodium ion channels in innovative

³⁵It is instructive to observe that even the ion channels in the human heart (Zhang et al., 2020) are volatile locally active memristors.

REFERENCES

- Ascoli, A., Slesazek, S., Mähne, H., Tetzlaff, R., and Mikolajick, T. (2015). Nonlinear dynamics of a locally-active memristor. *IEEE Trans. Circuits Syst. I Reg. Pap.* 62, 1165–1174. doi: 10.1109/TCSI.2015.2413152
- Ascoli, A., Tetzlaff, R., Kang, S. M., and Chua, L. O. (2019). “Memristor and memristor circuit modelling based on methods of nonlinear system theory,” in *Springer Lecture Notes on Nonlinear Dynamics in Computational Neuroscience*, eds F. Corinto and A. Torcini (Springer International Publishing), 99–132.
- Ascoli, A., Tetzlaff, R., Kang, S. M., and Chua, L. O. (2020a). *Edge of Chaos: The Elan Vital of Complex Phenomena*. Available online at: <https://cmc-dresden.org/media/edge-of-chaos-the-elan-vital-of-complex-phenomena/>
- Ascoli, A., Tetzlaff, R., Kang, S. M., and Chua, L. O. (2020b). Theoretical foundations of memristor cellular nonlinear networks: a DRM₂-based method to design memcomputers with dynamic memristors. *IEEE Trans. Circuits Syst. I Reg. Pap.* 67, 2753–2766. doi: 10.1109/TCSI.2020.2978460
- Ascoli, A., Tetzlaff, R., Kang, S. M., and Chua, L. O. (2020c). Theoretical foundations of memristor cellular nonlinear networks: stability analysis with dynamic memristors. *IEEE Trans. Circuits Syst. I Reg. Pap.* 67, 1389–1401. doi: 10.1109/TCSI.2019.2957813
- Ascoli, A., Tetzlaff, R., Kang, S. M., and Chua, L. O. (2020d). Theoretical foundations of memristor cellular nonlinear networks: dynamic memristors. *IEEE Trans. Circuits Syst. I Reg. Pap.* 67, 1389–1401. doi: 10.1109/TCSI.2019.2957813
- Chua, L. O. (1987). *Nonlinear Circuit Theory*. New York: Wiley.
- Chua, L. O. (2005). *Local Activity and Edge of Chaos in a NaMLab Memristor*. Available online at: <https://cmc-dresden.org/media/edge-of-chaos-the-elan-vital-of-complex-phenomena/>
- Chua, L. O., and Muthuswamy, M. (1973). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 20, 772–796. doi: 10.1109/TCSI.1973.1075002
- Chua, L. O., and Muthuswamy, M. (1976). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 23, 757–764. doi: 10.1109/TCSI.1976.1075002
- Chua, L. O., and Muthuswamy, M. (1978). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 25, 757–764. doi: 10.1109/TCSI.1978.1075002
- Chua, L. O., and Muthuswamy, M. (1980). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 27, 757–764. doi: 10.1109/TCSI.1980.1075002
- Chua, L. O., and Muthuswamy, M. (1982). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 29, 757–764. doi: 10.1109/TCSI.1982.1075002
- Chua, L. O., and Muthuswamy, M. (1984). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 31, 757–764. doi: 10.1109/TCSI.1984.1075002
- Chua, L. O., and Muthuswamy, M. (1986). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 33, 757–764. doi: 10.1109/TCSI.1986.1075002
- Chua, L. O., and Muthuswamy, M. (1988). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 35, 757–764. doi: 10.1109/TCSI.1988.1075002
- Chua, L. O., and Muthuswamy, M. (1990). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 37, 757–764. doi: 10.1109/TCSI.1990.1075002
- Chua, L. O., and Muthuswamy, M. (1992). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 39, 757–764. doi: 10.1109/TCSI.1992.1075002
- Chua, L. O., and Muthuswamy, M. (1994). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 41, 757–764. doi: 10.1109/TCSI.1994.1075002
- Chua, L. O., and Muthuswamy, M. (1996). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 43, 757–764. doi: 10.1109/TCSI.1996.1075002
- Chua, L. O., and Muthuswamy, M. (1998). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 45, 757–764. doi: 10.1109/TCSI.1998.1075002
- Chua, L. O., and Muthuswamy, M. (2000). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 47, 757–764. doi: 10.1109/TCSI.2000.1075002
- Chua, L. O., and Muthuswamy, M. (2002). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 49, 757–764. doi: 10.1109/TCSI.2002.1075002
- Chua, L. O., and Muthuswamy, M. (2004). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 51, 757–764. doi: 10.1109/TCSI.2004.1075002
- Chua, L. O., and Muthuswamy, M. (2006). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 53, 757–764. doi: 10.1109/TCSI.2006.1075002
- Chua, L. O., and Muthuswamy, M. (2008). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 55, 757–764. doi: 10.1109/TCSI.2008.1075002
- Chua, L. O., and Muthuswamy, M. (2010). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 57, 757–764. doi: 10.1109/TCSI.2010.1075002
- Chua, L. O., and Muthuswamy, M. (2012). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 59, 757–764. doi: 10.1109/TCSI.2012.1075002
- Chua, L. O., and Muthuswamy, M. (2014). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 61, 757–764. doi: 10.1109/TCSI.2014.1075002
- Chua, L. O., and Muthuswamy, M. (2016). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 63, 757–764. doi: 10.1109/TCSI.2016.1075002
- Chua, L. O., and Muthuswamy, M. (2018). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 65, 757–764. doi: 10.1109/TCSI.2018.1075002
- Chua, L. O., and Muthuswamy, M. (2020). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 67, 757–764. doi: 10.1109/TCSI.2020.1075002
- Chua, L. O., and Muthuswamy, M. (2022). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 69, 757–764. doi: 10.1109/TCSI.2022.1075002
- Chua, L. O., and Muthuswamy, M. (2024). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 71, 757–764. doi: 10.1109/TCSI.2024.1075002
- Chua, L. O., and Muthuswamy, M. (2026). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 73, 757–764. doi: 10.1109/TCSI.2026.1075002
- Chua, L. O., and Muthuswamy, M. (2028). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 75, 757–764. doi: 10.1109/TCSI.2028.1075002
- Chua, L. O., and Muthuswamy, M. (2030). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 77, 757–764. doi: 10.1109/TCSI.2030.1075002
- Chua, L. O., and Muthuswamy, M. (2032). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 79, 757–764. doi: 10.1109/TCSI.2032.1075002
- Chua, L. O., and Muthuswamy, M. (2034). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 81, 757–764. doi: 10.1109/TCSI.2034.1075002
- Chua, L. O., and Muthuswamy, M. (2036). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 83, 757–764. doi: 10.1109/TCSI.2036.1075002
- Chua, L. O., and Muthuswamy, M. (2038). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 85, 757–764. doi: 10.1109/TCSI.2038.1075002
- Chua, L. O., and Muthuswamy, M. (2040). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 87, 757–764. doi: 10.1109/TCSI.2040.1075002
- Chua, L. O., and Muthuswamy, M. (2042). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 89, 757–764. doi: 10.1109/TCSI.2042.1075002
- Chua, L. O., and Muthuswamy, M. (2044). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 91, 757–764. doi: 10.1109/TCSI.2044.1075002
- Chua, L. O., and Muthuswamy, M. (2046). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 93, 757–764. doi: 10.1109/TCSI.2046.1075002
- Chua, L. O., and Muthuswamy, M. (2048). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 95, 757–764. doi: 10.1109/TCSI.2048.1075002
- Chua, L. O., and Muthuswamy, M. (2050). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 97, 757–764. doi: 10.1109/TCSI.2050.1075002
- Chua, L. O., and Muthuswamy, M. (2052). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 99, 757–764. doi: 10.1109/TCSI.2052.1075002
- Chua, L. O., and Muthuswamy, M. (2054). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 101, 757–764. doi: 10.1109/TCSI.2054.1075002
- Chua, L. O., and Muthuswamy, M. (2056). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 103, 757–764. doi: 10.1109/TCSI.2056.1075002
- Chua, L. O., and Muthuswamy, M. (2058). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 105, 757–764. doi: 10.1109/TCSI.2058.1075002
- Chua, L. O., and Muthuswamy, M. (2060). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 107, 757–764. doi: 10.1109/TCSI.2060.1075002
- Chua, L. O., and Muthuswamy, M. (2062). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 109, 757–764. doi: 10.1109/TCSI.2062.1075002
- Chua, L. O., and Muthuswamy, M. (2064). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 111, 757–764. doi: 10.1109/TCSI.2064.1075002
- Chua, L. O., and Muthuswamy, M. (2066). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 113, 757–764. doi: 10.1109/TCSI.2066.1075002
- Chua, L. O., and Muthuswamy, M. (2068). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 115, 757–764. doi: 10.1109/TCSI.2068.1075002
- Chua, L. O., and Muthuswamy, M. (2070). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 117, 757–764. doi: 10.1109/TCSI.2070.1075002
- Chua, L. O., and Muthuswamy, M. (2072). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 119, 757–764. doi: 10.1109/TCSI.2072.1075002
- Chua, L. O., and Muthuswamy, M. (2074). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 121, 757–764. doi: 10.1109/TCSI.2074.1075002
- Chua, L. O., and Muthuswamy, M. (2076). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 123, 757–764. doi: 10.1109/TCSI.2076.1075002
- Chua, L. O., and Muthuswamy, M. (2078). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 125, 757–764. doi: 10.1109/TCSI.2078.1075002
- Chua, L. O., and Muthuswamy, M. (2080). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 127, 757–764. doi: 10.1109/TCSI.2080.1075002
- Chua, L. O., and Muthuswamy, M. (2082). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 129, 757–764. doi: 10.1109/TCSI.2082.1075002
- Chua, L. O., and Muthuswamy, M. (2084). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 131, 757–764. doi: 10.1109/TCSI.2084.1075002
- Chua, L. O., and Muthuswamy, M. (2086). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 133, 757–764. doi: 10.1109/TCSI.2086.1075002
- Chua, L. O., and Muthuswamy, M. (2088). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 135, 757–764. doi: 10.1109/TCSI.2088.1075002
- Chua, L. O., and Muthuswamy, M. (2090). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 137, 757–764. doi: 10.1109/TCSI.2090.1075002
- Chua, L. O., and Muthuswamy, M. (2092). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 139, 757–764. doi: 10.1109/TCSI.2092.1075002
- Chua, L. O., and Muthuswamy, M. (2094). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 141, 757–764. doi: 10.1109/TCSI.2094.1075002
- Chua, L. O., and Muthuswamy, M. (2096). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 143, 757–764. doi: 10.1109/TCSI.2096.1075002
- Chua, L. O., and Muthuswamy, M. (2098). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 145, 757–764. doi: 10.1109/TCSI.2098.1075002
- Chua, L. O., and Muthuswamy, M. (2100). Nonlinear circuit: an analogue of the human eye. *IEEE Trans. Circuits Syst.* 147, 757–764. doi: 10.1109/TCSI.2100.1075002

- Ascoli, A., Tetzlaff, R., Kang, S. M., and Chua, L. O. (2021). System-theoretic methods for designing bio-inspired mem-computing memristor cellular nonlinear networks. *J. Front. Nanotechnol.* doi: 10.3389/fnano.2021.633026
- Biolek, D., Biolek, Z., and Biolkova, V. (2011). Pinched hysteretic loops of ideal memristors, memcapacitors and meminductors must be 'self-crossing'. *Electron. Lett.* 47, 1385–1387. doi: 10.1049/el.2011.2913
- Bohaichuk, S. M., Kumar, S., Pitner, G., McClellan, C. J., Jeong, J., Samant, M. G., et al. (2019). Fast spiking of a Mott VO₂-carbon nanotube composite device. *Nano Lett.* 19, 6751–6755. doi: 10.1021/acs.nanolett.9b01554
- Burr, G. W., Shelby, R. M., di Nolfó, C., Jang, J. W., Shenoy, R. S., Narayanan, P., et al. (2015). Experimental demonstration and tolerancing of a large-scale neural network (165000 synapses), using phase-change memory as the synaptic weight element. *IEEE Trans. Electron. Devices* 62, 3498–3507. doi: 10.1109/IEDM.2014.7047135
- Chicca, E., Stefanini, F., Bartolozzi, C., and Indiveri, G. (2014). Neuromorphic electronic circuits for building autonomous cognitive systems. *Proc. IEEE* 102, 1367–1388. doi: 10.1109/JPROC.2014.2313954
- Chua, L. O. (1971). Memristor: the missing circuit element. *IEEE Trans. Circuit Theory* 18, 507–519. doi: 10.1109/TCT.1971.1083337
- Chua, L. O. (1987). *Linear and Nonlinear Circuits*. New York, NY: McGraw-Hill College.
- Chua, L. O. (1998). *CNN: A Paradigm for Complexity*. World Scientific Series on Nonlinear Science. Available online at: <https://www.worldscientific.com/worldscibooks/10.1142/3801>
- Chua, L. O. (2005). Local activity is the origin of complexity. *Int. J. Bifur. Chaos* 15, 3435–3456. doi: 10.1142/S0218127405014337
- Chua, L. O. (2011). Resistance switching memories are memristors. *Appl. Phys. A* 102, 765–783. doi: 10.1007/s00339-011-6264-9
- Chua, L. O. (2013). Memristor, Hodgkin Huxley, and Edge of Chaos. *Nanotechnology* 24:383001. doi: 10.1088/0957-4484/24/38/383001
- Chua, L. O. (2014). If it's pinched, it's a memristor. *Semicond. Sci. Technol.* 29:42. doi: 10.1088/0268-1242/29/10/104001
- Chua, L. O. (2015). Everything you wish to know about memristors but are afraid to ask. *Radioengineering* 24, 319–368. doi: 10.13164/re.2015.0319
- Chua, L. O. (2018). Five non-volatile memristor enigmas solved. *Appl. Phys. A* 124:563. doi: 10.1007/s00339-018-1971-0
- Chua, L. O., and Kang, S. M. (1976). Memristive devices and systems. *Proc. IEEE* 64, 209–223. doi: 10.1109/JPROC.1976.10092
- Chua, L. O., Sbitnev, V., and Kim, H. (2012). Hodgkin-Huxley axon is made of memristors. *Int. J. Bifur. Chaos* 22:1230011. doi: 10.1142/S021812741230011X
- Corinto, F., Forti, M., and Chua, L. (2020). *Nonlinear Circuits and Systems With Memristors, Nonlinear Dynamics and Analogue Computing via the Flux-Charge Analysis Method*. Springer Verlag. Available online at: <https://www.springer.com/gp/book/9783030556501>
- Demirkol, A. S., Ascoli, A., Messaris, I., and Tetzlaff, R. (2021). "Analytical investigation of pattern formation in an M-CNN with locally active NbO_x memristors," in *IEEE International Symposium of Circuits and Systems (ISCAS)*.
- Di Ventra, M., and Traversa, F. L. (2018). Perspective: memcomputing: Leveraging memory and physics to compute efficiently. *J. Appl. Phys.* 123:180901. doi: 10.1063/1.5026506
- Dogaru, R., and Chua, L. (1998). Edge of chaos and local activity domain of FitzHugh-Nagumo equation. *Int. J. Bifur. Chaos* 8, 211–257. doi: 10.1142/S0218127498000152
- Fuller, E. J., Keene, S. T., Melianas, A., Wang, Z., Agarwal, S., Li, Y., et al. (2019). Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing. *Science* 364, 570–574. doi: 10.1126/science.aaw5581
- Garay, B. (2017). A remark on local activity and passivity. *Int. J. Bifur. Chaos* 27:1750057. doi: 10.1142/S0218127417500572
- Gibson, G. A., Musunuru, S., Zhang, J., Vandenberghe, K., Lee, J., Hsieh, C. C., et al. (2016). An accurate locally active memristor model for S-type negative differential resistance in NbO_x. *Appl. Phys. Lett.* 108:023505. doi: 10.1063/1.4939913
- Global Foundries Ltd. (2018). *Global Foundries Announcement, 28th August 2018*. Available online at: <https://spectrum.ieee.org/nanoclast/semiconductors/devices/globalfoundries-halts-7nm-chip-development>.
- Hodgkin, A. L., and Huxley, A. F. (1952). A quantitative description of membrane current and its application to conduction and excitation in nerve. *J. Physiol.* 117, 500–544. doi: 10.1113/jphysiol.1952.sp004764
- Ielmini, D., and Waser, R. (2016). *Resistive Switching: From Fundamentals of Nanoionic Redox Processes to Memristive Device Applications, 1st Edn*. Wiley-VCH. Available online at: <https://www.wiley.com/en-us/Resistive+Switching%3A+From+Fundamentals+of+Nanoionic+Redox+Processes+to+Memristive+Device+Applications-p-9783527334179>
- Ielmini, D., and Wong, H. S. P. (2018). In-memory computing with resistive switching devices. *Nat. Electron.* 1, 333–343. doi: 10.1038/s41928-018-0092-2
- Indiveri, G., Linares-Barranco, B., Legenstein, R., Deligeorgis, G., and Prodromakis, T. (2013). Integration of nanoscale memristor synapses in neuromorphic computing architectures. *Nanotechnology* 24:384010. doi: 10.1088/0957-4484/24/38/384010
- Kumar, S., Strachan, J. P., and Williams, R. S. (2017). Chaotic dynamics in nanoscale NbO₂ Mott memristors for analogue computing. *Nature* 548, 318–321. doi: 10.1038/nature23307
- Mähne, H., Wylezich, H., Slesazek, S., Mikolajick, T., Vesely, J., Klemm, V., et al. (2013). "Room temperature fabricated NbO_x/Nb₂O₅ memory switching device with threshold switching effect," in *Proceedings of the 5th IEEE International Memory Workshop (IMW)*, 174–177. Available online at: <https://ieeexplore.ieee.org/abstract/document/6582127>
- Mainzer, K., and Chua, L. O. (2013). *Local Activity Principle*. Imperial College Press. Available online at: <https://www.worldscientific.com/worldscibooks/10.1142/p882>
- Mikolajick, T., Salinga, M., Kund, M., and Keuer, T. (2009). Nonvolatile memory concepts based on resistive switching in inorganic materials. *Adv. Eng. Mater.* 11, 235–240. doi: 10.1002/adem.200800294
- Min, L., and Chen, G. (2004). Local activity of the Van der Pol CNN. *Int. J. Bifur. Chaos* 7, 2211–2222. doi: 10.1142/S0218127404010552
- Moore, G. E. (1965). Cramming more components onto integrated circuits. *Electronics* 38, 114–117.
- Pickett, M. D., Medeiros-Ribeiro, G., and Williams, R. S. (2013). A scalable neuristor built with Mott memristors. *Nat. Mater.* 12, 114–117. doi: 10.1038/nmat3510
- Pickett, M. D., and Williams, R. S. (2012). Sub-100 fJ and sub-nanosecond thermally driven threshold switching in niobium oxide crosspoint nanodevices. *Nanotechnology* 23:215202. doi: 10.1088/0957-4484/23/21/215202
- Pickett, M. D., and Williams, R. S. (2013). Phase transitions enable computational universality in neuristor-based cellular automata. *Nanotechnology* 24:384002. doi: 10.1088/0957-4484/24/38/384002
- Serb, A., Corna, A., George, R., Khiat, A., Rocchi, F., Reato, M., et al. (2020). Memristive synapses connect brain and silicon spiking neurons. *Sci. Rep.* 10:2590. doi: 10.1038/s41598-020-58831-9
- Slesazek, S., Ascoli, A., Mähne, H., Tetzlaff, R., and Mikolajick, T. (2014). "Unfolding the threshold switching behavior of a memristor," in *Proceedings of the International IEEE Workshop on NDES*, eds V. M. Mladenov and P. C. Ivanov (Springer International Publishing Switzerland), 156–164. Available online at: https://link.springer.com/chapter/10.1007/978-3-319-08672-9_20
- Slesazek, S., Herzig, M., Mikolajick, T., Ascoli, A., Weiher, M., and Tetzlaff, R. (2016). "Analysis of V_{th} variability in NbO_x-based threshold switches," in *IEEE Nonvolatile Memory Technology Symposium (NVMTS)*. Available online at: <https://ieeexplore.ieee.org/abstract/document/7781515>
- Slesazek, S., Mähne, H., Wylezich, H., Wachowiak, A., Radhakrishnan, J., Ascoli, A., et al. (2015). Physical model of threshold switching in NbO₂ based memristors. *J. R. Soc. Chem.* 5, 102318–102322. doi: 10.1039/C5RA19300A
- Tetzlaff, R., Ascoli, A., Messaris, I., and Chua, L. O. (2020). Theoretical foundations of memristor cellular nonlinear networks: memcomputing with bistable-like memristors. *IEEE Trans. Circuits Syst. I Reg. Pap.* 67, 502–515. doi: 10.1109/TCSI.2019.2940909
- Tzouavadaki, I., Jolly, P., Lu, X., Ingebrandt, S., de Micheli, G., Estrela, P., et al. (2016). Label-free ultrasensitive memristive aptasensor. *Nano Lett.* 16, 4472–4476. doi: 10.1021/acs.nanolett.6b01648
- Tzouavadaki, I., Stathopoulos, S., Abbey, T., Michalas, L., and Prodromakis, T. (2020). Monitoring PSA levels as chemical state-variables in metal-oxide memristors. *Sci. Rep.* 10:15281. doi: 10.1038/s41598-020-71962-3
- Weiher, M., Herzig, M., Tetzlaff, R., Ascoli, A., Mikolajick, T., and Slesazek, S. (2019). Pattern formation with local active S-type NbO_x memristors. *IEEE Trans. Circuits Syst. I Reg. Pap.* 66, 2627–2638. doi: 10.1109/TCSI.2019.2894218

- Weiher, M., Herzig, M., Tetzlaff, R., Ascoli, A., Mikolajick, T., and Slesazek, S. (2021). Improved vertex coloring with NbOx memristor based oscillatory networks. *IEEE Trans. Circuits Syst. I Reg. Pap.* doi: 10.1109/TCSI.2021.3061973
- Williams, R. S. (2017). What's next? [The end of Moore's law]. *IEEE Comput. Sci. Eng.* 19, 7–13. doi: 10.1109/MCSE.2017.31
- Wylezich, H., Mähne, H., Rensberg, J., Ronning, C., Zahn, P., Slesazek, S., et al. (2014). Local ion irradiation induced resistive threshold and memory switching in films. *ACS Appl. Mater. Interfaces* 6, 17474–17480. doi: 10.1021/am5021149
- Xia, Q., and Yang, J. J. (2019). Memristive crossbar arrays for brain-inspired computing. *Nat. Mater.* 18, 309–323. doi: 10.1038/s41563-019-0291-x
- Yi, W., Tsang, K. K., Lam, S. K., Bai, X., Crowell, J. A., and Flores, E. A. (2018). Biological plausibility and stochasticity in scalable VO₂ active memristor neurons. *Nat. Commun.* 9, 1–10. doi: 10.1038/s41467-018-07052-w
- Zhang, X., Wu, Z., and Chua, L. (2020). Hearts are poised near the edge of chaos. *Int. J. Bifurc. Chaos* 30:2030023. doi: 10.1142/S0218127420300232
- Zidan, M. A., Fahmy, H. A. H., Hussain, M. M., and Salama, K. N. (2013). Memristor-based memory: the sneak paths problem and solutions. *Microelectron. J.* 44, 176–183. doi: 10.1016/j.mejo.2012.10.001
- Zidan, M. A., Strachan, J. P., and Lu, W. D. (2018). The future of electronics based on memristive systems. *Nat. Electron.* 1, 22–29. doi: 10.1038/s41928-017-0006-8

Conflict of Interest: The authors declare that the research was conducted in the absence of any commercial or financial relationships that could be construed as a potential conflict of interest.

Copyright © 2021 Ascoli, Demirkol, Tetzlaff, Slesazek, Mikolajick and Chua. This is an open-access article distributed under the terms of the Creative Commons Attribution License (CC BY). The use, distribution or reproduction in other forums is permitted, provided the original author(s) and the copyright owner(s) are credited and that the original publication in this journal is cited, in accordance with accepted academic practice. No use, distribution or reproduction is permitted which does not comply with these terms.

APPENDIX: MICROSCALE DEVICE STRUCTURE AND FABRICATION DETAILS

This section provides details on the fabrication and electro-forming process of our bi-layer structures. **Figures 24A,B**, respectively, show an illustrative sketch and a transmission electron microscope (TEM) image of the device stack, respectively. The substrate, consisting of a 100-nm-thick silicon dioxide (SiO_2) layer, was grown over the silicon wafer by wet oxidation. A 4 nm titanium (Ti) adhesion layer was then interposed between the substrate and a 20 nm-thick film of platinum (Pt), which was deposited by DC magnetron sputtering, forming a laterally unstructured bottom electrode. This electrode was found to feature a root mean square surface roughness level way lower than 1 nm through atomic force microscope (AFM) measurement. A 21-nm-thick niobium oxide double layer, made up of a stoichiometric film placed over a sub-stoichiometric film, was then deposited on top of the bottom electrode. The oxygen content in the sub-stoichiometric layer was controlled by modulating the argon (Ar)-to-oxygen (O) mass flow ratio as reactive DC magnetron sputtering was carried out on a metallic niobium (Nb) target under a constant total pressure of $1.1 \cdot 10^{-3}$ mbar, and at room temperature. This low-temperature manufacturing step prevents the recrystallization of the platinum medium, thus preserving a very smooth interface between the bottom electrode and the sub-stoichiometric layer. The stoichiometric layer was also grown through the same manufacturing step. A circular top electrode, featuring a diameter between 20 and 100 nm, was finally grown via electronic-beam evaporation of a 50 nm-thick platinum layer through a shadow mask (Mähne et al., 2013). The virgin state device was subject to an electro-forming process to allow the first formation of a filament of high conductivity bridging the layer stack, which would otherwise naturally isolate the two electrodes. This forming step entailed the application of a purely negative voltage signal, ramping down step-wise in a quasi-static fashion from the null value, across the series combination between the memristor and a 330Ω linear resistor. The role of the resistor is to limit the maximum current, which may ever flow through the micro-structure, preventing an irreversible physical damage to its layer stack. As the quasi-static voltage stimulus attained a value

of about -6 V, the insulating layer of the virgin state device was found to experience a soft breakdown, which caused an abrupt upsurge in the memristor current, with a consequent increase in the voltage across the resistor. The current was found to increase up to a value of about 14 mA, while, due to the voltage divider effect, the memristor voltage descended and settled to a value as low as about 1.3 V, which precluded the hard breakdown of the bi-layer microstructure. Following the electro-forming step, the micro-device was found to undergo a reproducible cycle of consecutive abrupt off-to-on and on-to-off resistance switching processes upon the application of a *unipolar* quasi-static periodic signal of appropriate amplitude, well below the aforementioned forming value, between the series combination between the memristor and a suitable linear resistor. The increase and decrease in the conductivity of the filament within the niobium oxide bi-layer during the ascending and descending phase of the modulus of the quasi-static stimulus, respectively, originates from a Frenkel-Poole conduction mechanism, which, over the course of both the set and reset resistance switching transitions, is favored by thermal feedback effects. In particular, the progressive escalation in the temperature within the filament during the turn-on process poses serious risks for the lifetime of the micro-structure, calling for the adoption of strategies to limit the current upsurge over the course of the set transition. As mentioned in the paper, our studies on the device internal temperature during the turn-on phase ruled out a causal relationship between the insulator-to-metal Mott phase transition (IMT) mechanism and the threshold switching phenomenon (Slesazeck et al., 2015) at reasonably low currents (below 15 mA). It is in fact worth to mention that recent research studies have unveiled that, at comparatively higher currents, a device of this kind may undergo further threshold switching phenomena induced by the IMT mechanism (Kumar et al., 2017). Furthermore, under the low current regime, our niobium oxide threshold switching micro-device may be classified as a *volatile* memristor, since it is unable to store at least two stable states under zero input (Chua, 2015). Most importantly, as discussed in depth in this paper, the NaMLab micro-structure is blessed with the capability to enter the LA and EOC operating regimes, which makes it particularly attractive for the design of novel biomimetic neuromorphic circuits and brain-inspired computing systems.