# Optimal Topologies for Cascaded Sub-Multilevel Converters 

Ebrahim Babaei ${ }^{\dagger}$<br>${ }^{\dagger}$ Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran


#### Abstract

The general function of a multilevel converter is to synthesize a desired output voltage from several levels of dc voltages as inputs. In order to increase the steps in the output voltage, a new topology is recommended in [1], which benefits from a series connection of sub-multilevel converters. In the procedure described in this reference, despite all the advantages, it is not possible to produce all the steps (odd and even) in the output. In addition, for producing an output voltage with a constant number of steps, there are different configurations with a different number of components. In this paper, the optimal structures for this topology are investigated for various objectives such as minimum number of switches and dc voltage sources and minimum standing voltage on the switches for producing the maximum output voltage steps. Two new algorithms for determining the dc voltage sources magnitudes have been proposed. Finally, in order to verify the theoretical issues, simulation and experimental results for a 49 -level converter with a maximum output voltage of 200 V are presented.


Key Words: Bidirectional switch, Cascaded multilevel converter, Lagrange multiplier, Multilevel converter, Sub-multilevel converter

## I. INTRODUCTION

The concept of utilizing multiple small voltage levels to perform power conversion was presented by an MIT researcher over thirty years ago [2], [3]. The advantages of this multilevel approach include good power quality, good electro-magnetic compatibility, low switching losses and high voltage capability [4].

The first multilevel converter can be attributed to Baker and Bannister, who patented the cascaded H-bridge in 1975. In 1980, Baker patented a diode-clamped topology which is still the most widely used. This topology utilizes a bank of series capacitors to split the dc bus voltage [3], [5]. In 1992, Meynard and Foch patented the flying-capacitor architecture. Instead of a series of connected capacitors, this topology uses floating capacitors to clamp the voltage levels [6]. In the same year, Osagawara and his colleagues presented a new approach. They considered a standard current source inverter but increased the number of current levels instead of voltage levels. In this design, the semiconductors must block the entire voltage, but share the load current [7]. From 1992 till now, several combinatorial designs have also emerged [8], [9], by means of cascading the fundamental topologies [10], [11]; they are called hybrid topologies [12]. These designs can create higher power quality for a given number of semiconductor devices than the fundamental topologies alone due to a multiplying effect of the number of levels. Mixed-level hybrid

[^0]multilevel cells [13] belong to this family of converters. In this kind of converter, the H-bridge cells of the cascaded leg are substituted with diode-clamped or flying-capacitors. To reduce the number of separate dc sources for high-voltage-high-power applications new configurations have also been presented [14], [15]. Some soft switched multilevel converters are presented in the literature [16], [17] that consider several different implementations. The aim of soft-switch converters is to reduce the switching losses and increasing the efficiency of multilevel converters. Recently, several multilevel converter topologies have been developed [18]-[20].

The cascaded H -bridge converter is a very modular solution based on a widely commercialized product. This has a good effect on the reliability and maintenance of the system since the cells have high availability, intrinsic reliability and a relatively low cost. Unfortunately, these converters do have some disadvantages. One particular disadvantage is the greater number of power semiconductor switches needed. Although, lower voltage rated switches can be utilized in a cascaded multilevel converter, each switch requires a related gate driver and protection circuits. This may cause the overall system to be more expensive and complex.

An attempt has been made in [1] to introduce a new topology for cascaded multilevel converters. This topology consists of series connected sub-multilevel converter blocks. It is necessary to mention that the hybrid and mixed-level hybrid multilevel converters are called sub-multilevel converters. However, these are combinations of two of the basic multilevel topologies or slight variations of them. In other words, the hybrid multilevel converters are composed of


Fig. 1. (a) Basic unit presented in [1] (b) Typical output waveform of $v_{o}$.
several series-connected cells that present different dc voltage levels, modulation strategies, topologies, and/or semiconductor technologies operating in synergism. Based on these principles, the concept of hybrid multilevel converters can be generalized for different arrangements of dc voltage levels and distinct topologies for multilevel cells, increasing significantly the flexibility and complexity of their design. The topology presented in [1] is a new kind of cascaded sub-multilevel converter. In this topology, the modulation strategies and the structures of the different cells and the required switches are the same. By the presented algorithm in [1], it is not possible to create all the steps (odd and even) at the output voltage. In addition, for creating an output voltage with a constant number of steps, there are different structures with a different number of components. Thus, in order to reduce the cost of the converter, it is necessary to introduce an optimal structure with the minimum number of components. In this paper, in order to generate all the steps (odd and even) at the output voltage, two new procedures for calculating the magnitudes of the required dc voltage sources are proposed. In addition, this paper proposes an optimal structure for this type of multilevel converter with a high number of steps associated with a low number of power switches and dc voltage sources. This results in a reduction in cost for the converter. Finally, this paper includes a design example of a multilevel converter.

## II. PRESENTED TOPOLOGY IN [1]

The basic unit for the multilevel converter presented in [1], is illustrated in Fig. 1(a). This consists of a dc voltage source (with a voltage equal to $V_{d c}$ ) with four unidirectional switches. There are several arrangement that can be used to create such a unidirectional switch. For example, one insulated-gate bipolar transistor (IGBT) with one anti-parallel diode can be used. The output waveform of $v_{o}$ is shown in Fig. 1(b). It is noted that three levels can be achieved for $v_{o}$.

The basic unit shown in Fig. 1(a) can be extended as shown in Fig. 2 (a). The basic units in series can increase the possible values of $v_{o}$. If $n$ dc voltage sources are used in the extended unit as shown in Fig. 2 (a), then the number of output voltage steps ( $N_{\text {step }}$ ) and switches $\left(N_{\text {switch }}\right)$ are given by the following equations, respectively:

$$
\begin{align*}
& N_{\text {step }}=n(n+1)+1  \tag{1}\\
& N_{\text {switch }}=2(n+1) \tag{2}
\end{align*}
$$

The presented extended unit requires bidirectional switches with the ability to block voltage and conducting current in both directions. There are several arrangements that can


Fig. 2. (a) Extended basic unit (b) $k$ basic units connected in series [1].
be used to create such a bidirectional switch [21]. In this paper, the common emitter configuration has been used. This configuration consists of two diodes and two IGBTs as shown in Fig. 2(a). The advantage of this configuration is that each bidirectional switch requires a gate driver circuit.

It is important to note that only two switches for each extended unit turn on in the different modes of converter operation. The extended basic units in series can increase the possible values of $v_{o}$. Fig. 2(b) shows $k$ basic units in series where the structure of the first unit, second unit, ..., and $k$ th unit have $n_{1}, n_{2}, \cdots, n_{k}$ capacitors, respectively. In this case, the number of output voltage steps and switches are given by the following equations, respectively:

$$
\begin{align*}
& N_{\text {step }}=\prod_{i=1}^{k}\left[n_{i}\left(n_{i}+1\right)+1\right]  \tag{3}\\
& N_{\text {switch }}=\sum_{i=1}^{k}\left[2\left(n_{i}+1\right)\right] \tag{4}
\end{align*}
$$

The output voltage of the converter can be calculated as follows:

$$
\begin{equation*}
v_{o}(t)=\sum_{j=1}^{k} v_{o, j} \tag{5}
\end{equation*}
$$

and the peak value of the output voltage is calculated as follows:

$$
\begin{equation*}
V_{o, \max }=\sum_{j=1}^{k} \sum_{i=1}^{n_{j}} V_{i, j} \tag{6}
\end{equation*}
$$

Although this topology requires multiple dc sources, in some systems they may be available through renewable energy sources such as photovoltaic panels or fuel cells or with energy storage devices such as capacitors or batteries. When an ac voltage is already available, multiple dc sources can be generated using isolated transformers and rectifiers (Fig. 3). In Fig. 3, by choosing proper values for the capacitors, the desired values for the capacitors voltages are obtained. For example, by choosing $C_{1,1}=2 C_{2,1}=4 C_{3,1}=\cdots$, we have $V_{1,1}=\frac{1}{2} V_{2,1}=\frac{1}{4} V_{3,1}=\cdots$.

It is necessary to point out that it is possible to have an equal value for $v_{o}$ over the different states of the switches.


Fig. 3. One of different methods for producing multiple dc sources.


Fig. 4. Values of dc voltage sources for unequal values for $v_{o}$ recommended in [1].

In order to have unequal values for $v_{o}$ an algorithm has been presented for the determination of the values of the dc voltage sources in [1]. The values of the dc voltage sources have been indicated in Fig. 4. This algorithm can not produce all the steps (odd and even) at the output.

## III. PROPOSED ALGORITHIMS FOR THE DETERMINATION OF MAGNITUDES OF DC VOLTAGE SOURCES

As mentioned previously, to determine the values of the dc voltage sources, an algorithm was presented in [1] which utilized a lower number of dc voltage sources and power switches. But if the number of dc voltage sources in each stage precedes 2, all the steps (odd and even) will not be producible at the output. To demonstrate this limitation of the method presented in [1], consider the converter shown in Fig. 5. This figure shows a converter with two stages and each of the stages has three dc voltage sources based on the algorithm presented in [1]. Considering (3), this is a 169 -level converter. It is clear that the first and second stages of this converter cannot produce $\pm 5 p u$ or $\pm 10 p u$ at the output voltage, respectively. Therefore, these steps and their combinations can not appear in the output


Fig. 5. 169-level converter based on [1].
voltage. In other words, the converter shown in Fig. 5 can not produce the following steps at the output voltage:

$$
\begin{aligned}
& \pm 5 p u ; \pm 10 p u ; \pm 20 p u ; \pm 25 p u ; \pm 35 p u ; \pm 40 p u ; \\
& \pm 50 p u ; \pm 55 p u ; \pm 65 p u ; \pm 68 p u ; \pm 69 p u ; \pm 70 p u ; \\
& \pm 71 p u ; \pm 72 p u ; \pm 73 p u ; \pm 74 p u ; \pm 75 p u ; \pm 76 p u ; \\
& \pm 77 p u ; \pm 78 p u ; \pm 79 p u ; \pm 80 p u ; \pm 81 p u ; \pm 82 p u ; \\
& \quad \pm 85 p u ; \pm 95 p u ; \pm 100 p u ; \pm 110 p u ;
\end{aligned}
$$

To overcome this problem two new algorithms are proposed as follows.

## A. First Proposed Algorithm

In this algorithm it is proposed that the values for all of the dc voltage sources for generating odd and even steps can be calculated using the following relationships:

## First stage:

$$
\begin{align*}
& V_{1,1}=V_{d c}  \tag{7}\\
& V_{j, 1}=2 V_{d c} \quad \text { for } \quad j=2,3, \cdots, n_{1} \tag{8}
\end{align*}
$$

## Second stage:

$$
\begin{align*}
& V_{1,2}=V_{d c}+2 \sum_{j=1}^{n 1} V_{j, 1}=\left(4 n_{1}-1\right) V_{d c}  \tag{9}\\
& V_{j, 2}=2\left(4 n_{1}-1\right) V_{d c} \quad \text { for } \quad j=2,3, \cdots, n_{2} \tag{10}
\end{align*}
$$

## $m$ th stage:

$$
\begin{align*}
& V_{1, m}=V_{d c}+2\left(\sum_{i=1}^{m-1} \sum_{j=1}^{n_{i}} V_{j, i}\right)  \tag{11}\\
& V_{j, m}=2 V_{1, m} \quad \text { for } \quad j=2,3, \cdots, n_{m} . \tag{12}
\end{align*}
$$

One of the advantages of this algorithm when compare to the algorithm recommended in [1] is the ability to produce all of the steps at the output voltage. A reduction in the variety of the values of the dc voltage sources is another advantage of this algorithm. The disadvantage of this algorithm is that two or more switching states produce the same output voltage. These states are called redundant states. Obviously this kind
of redundancy is strictly related to the hardware architecture of the converter and the values of the dc voltage sources. In the proposed algorithm, the number of output voltage steps is obtained as follows:

$$
\begin{equation*}
N_{\text {step }}=\prod_{i=1}^{k}\left(4 n_{i}-1\right) \tag{13}
\end{equation*}
$$

## B. Second Proposed Algorithm

For a greater reduction in the variety of the values of the dc voltage sources, another new algorithm is proposed as follows: First stage:

$$
\begin{equation*}
V_{j, 1}=V_{d c} \quad \text { for } \quad j=1,2,3, \cdots, n_{1} \tag{14}
\end{equation*}
$$

## Second stage:

$$
\begin{align*}
V_{j, 2}=V_{d c}+2 \sum_{i=1}^{n_{1}} V_{i, 1}= & \left(2 n_{1}+1\right) V_{d c} \\
& \quad \text { for } \quad j=1,2, \cdots, n_{2} \tag{15}
\end{align*}
$$

$m$ th stage:
$V_{j, m}=V_{d c}+2\left(\sum_{i=1}^{m-1} \sum_{l=1}^{n_{i}} V_{j, l}\right) \quad$ for $j=1,2, \cdots, n_{m}$.
This algorithm produces redundant states. In this algorithm, the number of output voltage steps is given as follows:

$$
\begin{equation*}
N_{\text {step }}=\prod_{i=1}^{k}\left(2 n_{i}+1\right) \tag{17}
\end{equation*}
$$

Considering (13) and (17), it is clear that the first proposed algorithm can generate a larger number of steps. In other words, the number of redundant states in the first algorithm is less than with the second algorithm. In contrast, in the second algorithm, the variety of the values of the dc voltage sources is less than with the first algorithm.

## IV. OPTIMAL STRUCTURES BASED ON THE TOPOLOGY RECOMMENDED IN [1]

For a constant number of dc voltage sources and their possible arrangements in different stages, it is possible to obtain a different number of steps at the output voltage utilizing a different number of power switches. For a constant number of dc voltage sources all of the possible configurations are summarized in Table I. As shown in this Table, for more than three dc voltage sources, some configurations are created which produce a different number of steps at the output while utilizing the same number of dc voltage sources and power switches. For example with four dc voltage sources and 12 power switches, if there are three dc voltage sources in the first stage and one in the second stage, the number of steps at the output will be 39 . While using two dc voltage sources in each stage and utilizing the same number of power switches the output steps will be equal to 49 . By utilizing more dc voltage sources, the repetition of such states will grow.

As shown in Table I, there is a great variety of configurations for a constant number of dc voltage sources. Therefore, we must be able to choose the optimal structure for a special
state because this ability leads to a reduction in the size, weight and cost of the converter. Considering the great variety of existing configurations, we propose some of the optimal structures in the next sections.

TABLE I
DIFFERENT CONFIGURATIONS

|  | Possibility configurations |  |  |  |  |  |  |  |  | $\begin{aligned} & \stackrel{\sim}{2} \\ & \stackrel{y}{\omega} \\ & 0 \\ & 0 \\ & \dot{Z} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $n_{1}$ | $n_{2}$ | $n_{3}$ | $n_{4}$ | $n_{5}$ | $n_{6}$ | $\cdots$ | $n_{k, j}$ |  |  |
| 1 | 1 |  |  |  |  |  |  |  | 4 | 3 |
| 2 | 1 | 1 |  |  |  |  |  |  | 8 | 9 |
|  | 2 |  |  |  |  |  |  |  | 6 | 7 |
| 3 | 1 | 1 | 1 |  |  |  |  |  | 12 | 27 |
|  | 2 | 1 |  |  |  |  |  |  | 10 | 21 |
|  | 3 |  |  |  |  |  |  |  | 8 | 13 |
| 4 | 1 | 1 | 1 | 1 |  |  |  |  | 16 | 81 |
|  | 2 | 1 | 1 |  |  |  |  |  | 14 | 63 |
|  | 2 | 2 |  |  |  |  |  |  | 12 | 49 |
|  | 3 | 1 |  |  |  |  |  |  | 12 | 39 |
|  | 4 |  |  |  |  |  |  |  | 10 | 21 |
| 5 | 1 | 1 | 1 | 1 | 1 |  |  |  | 20 | 243 |
|  | 2 | 1 | 1 | 1 |  |  |  |  | 18 | 189 |
|  | 2 | 2 | 1 |  |  |  |  |  | 16 | 147 |
|  | 3 | 1 | 1 |  |  |  |  |  | 16 | 117 |
|  | 3 | 2 |  |  |  |  |  |  | 14 | 91 |
|  | 4 | 1 |  |  |  |  |  |  | 14 | 63 |
|  | 5 |  |  |  |  |  |  |  | 12 | 31 |
| 5 | 1 | 1 | 1 | 1 | 1 |  |  |  | 20 | 243 |
|  | 2 | 1 | 1 | 1 |  |  |  |  | 18 | 189 |
|  | 2 | 2 | 1 |  |  |  |  |  | 16 | 147 |
|  | 3 | 1 | 1 |  |  |  |  |  | 16 | 117 |
|  | 3 | 2 |  |  |  |  |  |  | 14 | 91 |
|  | 4 | 1 |  |  |  |  |  |  | 14 | 63 |
|  | 5 |  |  |  |  |  |  |  | 12 | 31 |
| 6 | 1 | 1 | 1 | 1 | 1 | 1 |  |  | 24 | 729 |
|  | 2 | 1 | 1 | 1 | 1 |  |  |  | 22 | 567 |
|  | 2 | 2 | 1 | 1 |  |  |  |  | 20 | 324 |
|  | 2 | 2 | 2 |  |  |  |  |  | 18 | 343 |
|  | 3 | 1 | 1 | 1 |  |  |  |  | 20 | 351 |
|  | 3 | 2 | 1 |  |  |  |  |  | 18 | 273 |
|  | 3 | 3 |  |  |  |  |  |  | 16 | 269 |
|  | 4 | 1 | 1 |  |  |  |  |  | 18 | 189 |
|  | 4 | 2 |  |  |  |  |  |  | 16 | 147 |
|  | 5 | 1 |  |  |  |  |  |  | 16 | 93 |
|  | 6 |  |  |  |  |  |  |  | 14 | 43 |
| $\vdots$ | : | : | : | : | : | : |  |  | : | : |

## A. Optimal Structure for the Minimum Number of Switches with a Constant Number of dc Voltage Sources

The question concerning the proposed structure is that if the number of dc voltage sources ( $N_{\text {capacitor }}$ ) is constant, which topology can provide a minimum number of switches ( $N_{\text {switch }}$ ).

Suppose the converter consists of a series of $k$ stages each with $n_{i}$ dc voltage sources $(i=1,2, \cdots, k)$. Thus:

$$
\begin{equation*}
N_{\text {capacitor }}=n_{1}+n_{2}+\cdots+n_{k}=\text { cte } . \tag{18}
\end{equation*}
$$

Considering (4), the number of switches is given by the following equation:
$N_{\text {switch }}=\left[2\left(n_{1}+1\right)\right]+\left[2\left(n_{2}+1\right)\right]+\cdots+\left[2\left(n_{k}+1\right)\right]$.

The minimum number of switches occurs when using only one stage (Fig. 2(a)). This is because each of the stage two switches are common between two series dc voltage sources. It is obvious that by this topology the minimum number of voltage steps can be produced.

## B. Optimal Structure for a Minimum Number of Switches with a Constant Number of Voltage Steps

The objective of a multilevel converter is to obtain the maximum step number with a minimum of switches. The question concerning the proposed structure is that if the number of voltage steps ( $N_{\text {step }}$ ) is constant, which topology can provide a minimum number of switches.

Suppose a converter consists of a series of $k$ stages each with $n_{i}(i=1,2, \cdots, k)$ dc voltage sources as shown in Fig. 4. The number of switches is given by (19). Considering (3), the number of output steps is given as follows:

$$
\begin{equation*}
N_{\text {step }}=\sum_{j=1}^{k}\left[n_{j}\left(n_{j}+1\right)+1\right]=\text { cte } \tag{20}
\end{equation*}
$$

Using the method of the lagrange multipliers, such problems are solved. For this method, the cost function is defined as follows:

$$
\begin{equation*}
f=N_{\text {switch }}+\lambda \cdot g . \tag{21}
\end{equation*}
$$

In the above equation, $\lambda$ is the lagrange multiplier and the function $g$ is as follows:

$$
\begin{equation*}
g=N_{\text {step }}-\text { cte } .=0 \tag{22}
\end{equation*}
$$

According to the method of the lagrange multipliers, the minimum number of switches can be calculated by solving the following equations:

$$
\begin{align*}
& \frac{\partial f}{\partial n_{j}}=\frac{\partial N_{\text {switch }}}{\partial n_{j}}+\lambda \frac{\partial g}{\partial n_{j}}=0 \quad \text { for } j=1,2, \cdots, k  \tag{23}\\
& \frac{\partial f}{\partial \lambda}=g=0 \tag{24}
\end{align*}
$$

Equations (23) and (24) can be rewritten as follows:

$$
\begin{align*}
& 2+\lambda\left(2 n_{1}+1\right) \times\left[n_{2}\left(n_{2}+1\right)+1\right] \times\left[n_{3}\left(n_{3}+1\right)+1\right] \times \\
& \cdots \times\left[n_{k}\left(n_{k}+1\right)+1\right]=0 \\
& 2+\lambda {\left[n_{1}\left(n_{1}+1\right)+1\right] \times\left(2 n_{2}+1\right) \times\left[n_{3}\left(n_{3}+1\right)+1\right] \times } \\
& \cdots \times\left[n_{k}\left(n_{k}+1\right)+1\right]=0 \\
& 2+\lambda {\left[n_{1}\left(n_{1}+1\right)+1\right] \times\left[n_{2}\left(n_{2}+1\right)+1\right] \times\left(2 n_{3}+1\right) \times } \\
& \cdots \times\left[n_{k}\left(n_{k}+1\right)+1\right]=0  \tag{25}\\
& \vdots \\
& 2+\lambda {\left[n_{1}\left(n_{1}+1\right)+1\right] \times\left[n_{2}\left(n_{2}+1\right)+1\right] \times } \\
& \quad \cdots \times\left(2 n_{k}+1\right)=0 \\
& {\left[n_{1}\left(n_{1}+1\right)+1\right] \times\left[n_{2}\left(n_{2}+1\right)+1\right] \times } \\
& \cdots \times\left[n_{k}\left(n_{k}+1\right)+1\right]-c t e .=0 .
\end{align*}
$$

The optimal values of $\lambda, n_{1}, n_{2}, \cdots, n_{k}$ are determined by solving the above equations. In order to solve the above equations set, the following changes are applied to the variables:

$$
\begin{equation*}
n_{j}\left(n_{j}+1\right)+1=S_{j} \quad \text { for } \quad j=1,2, \cdots, k \tag{26}
\end{equation*}
$$



Fig. 6. Variation of $2(n+1) / \ln [n(n+1)+1]$ versus $n$.

Now (25) can be rewritten as follows:
$2+\lambda \times\left(\sqrt{4 S_{1}-3}\right) \times S_{2} \times S_{3} \times S_{4} \times \cdots \times S_{k}=0$
$2+\lambda \times S_{1} \times\left(\sqrt{4 S_{2}-3}\right) \times S_{3} \times S_{4} \times \cdots \times S_{k}=0$
$2+\lambda \times S_{1} \times S_{2} \times S_{3} \times S_{4} \times \cdots \times S_{k-1} \times\left(\sqrt{4 S_{k}-3}\right)=0$
$S_{1} \times S_{2} \times S_{3} \times S_{4} \times \cdots \times S_{k}-$ cte $=0$.
Notice that $n_{j}(j=1,2, \cdots, k)$ is an integer and thus $S_{j}$ is an integer too. In (27), if $n_{j}$ is substituted by an integer between zero and infinity, the answer-set for $S_{j}$ will be:

$$
\begin{equation*}
S_{j}=\{1,3,7,13,21,31, \cdots\} \tag{28}
\end{equation*}
$$

Considering (27), the answer-set for $S_{j}$ is obtained as follows:

$$
\begin{equation*}
S_{1}=S_{2}=S_{3}=\cdots=S_{k}=S \tag{29}
\end{equation*}
$$

From (26) and (29) it is obvious that:

$$
\begin{equation*}
n_{1}=n_{2}=n_{3}=\cdots=n_{k}=n \tag{30}
\end{equation*}
$$

The above equation denotes that in order to use the minimum number of switches for producing the maximum number of voltage steps, the number of switches must be the same in all stages. Substituting (30) into (19) and (20) results in:

$$
\begin{align*}
& N_{\text {switch }}=2 k(n+1)  \tag{31}\\
& N_{\text {step }}=[n(n+1)+1]^{k} . \tag{32}
\end{align*}
$$

Equation (32) can be written as follows:

$$
\begin{equation*}
k=\frac{\ln N_{\text {step }}}{\ln [n(n+1)+1]} \tag{33}
\end{equation*}
$$

Therefore the minimum number of switches will be:

$$
\begin{equation*}
N_{\text {switch }}=\frac{2(n+1)}{\ln [n(n+1)+1]} \ln N_{\text {step }} \tag{34}
\end{equation*}
$$

Since $N_{\text {step }}$ is constant, $N_{\text {switch }}$ will be minimized when $2(n+1) / \ln [n(n+1)+1]$ tends to the minimum. Fig. 6 shows the variation of $2(n+1) / \ln [n(n+1)+1]$ versus $n$. It is clear that the minimum number of switches is obtained for $n=2$. Therefore, a structure consisting of a series of extended basic units with two dc voltage sources can provide the maximum step voltages for $v_{o}$. Fig. 7 shows the corresponding structure.

It is necessary to point out that the number of components and the number of series units is integers. Therefore, if an integer number is not obtained, the nearest integer number is certainly the proposed solution.


Fig. 7. Optimal structure for minimum number of switches with constant number of voltage steps.


Fig. 8. Optimal structure for minimum number of dc voltage sources with constant number of voltage steps.

## C. Optimal Structure for the Minimum Number of dc Voltage Sources with a Constant Number of Voltage Steps

The next question is that if $N_{\text {step }}$ is the number of voltage steps considered for voltage $v_{o}$, which topology with a minimum number of dc voltage sources can satisfy this need.

Suppose the converter consists of a series of $k$ stages each with $n_{i}(i=1,2, \cdots, k)$ dc voltage sources. The number of output voltage steps is given by (20) and the number of dc voltage sources is given as follows:

$$
\begin{equation*}
N_{\text {capacitor }}=n_{1}+n_{2}+\cdots+n_{k} . \tag{35}
\end{equation*}
$$

Using the method of the lagrange multiplier the optimal answer is obtained by solving the following equation:

$$
\begin{equation*}
\sqrt{4 S_{j}-3}=S_{j} \quad \text { for } \quad j=1,2, \cdots, k \tag{36}
\end{equation*}
$$

Considering (36), it is clear that:

$$
\begin{equation*}
S_{j}=3 \quad \text { for } \quad j=1,2, \cdots, k \tag{37}
\end{equation*}
$$

Considering (26) and (37), we have:

$$
\begin{equation*}
n_{1}=n_{2}=n_{3}=\cdots=n_{k}=1 \tag{38}
\end{equation*}
$$

In other words, as illustrated in Fig. 8, the minimum number of dc voltage sources may be obtained for one dc voltage source in each stage.


Fig. 9. Variation of $n / \ln [n(n+1)+1]$ versus $n$.

The second method for proving the above conclusion is as follows. It can be proven that the minimum number of dc voltage sources may be obtained for an equal number of dc voltage sources in each stage. With reference to Fig. 4, the number of the dc voltage sources is given by:

$$
\begin{equation*}
N_{\text {capacitor }}=n \times k \tag{39}
\end{equation*}
$$

Considering (33), (39) can be written as follows:

$$
\begin{equation*}
N_{\text {capacitor }}=\frac{n}{\ln [n(n+1)+1]} \ln N_{\text {step }} \tag{40}
\end{equation*}
$$

Since $N_{\text {step }}$ is constant, $N_{\text {capacitor }}$ will be minimized when $n / \ln [n(n+1)+1]$ tends to minimum. Fig. 9 shows the corresponding figure, where $n=1$ gives the minimum number of dc voltage sources to realize $N_{\text {step }}$ values for the voltage.

## D. Optimal Structure for the Minimum Standing Voltage of Switches with Constant Number of Voltage Steps

The voltage and current ratings of the switches in a multilevel converter play important roles in the cost and realization of the multilevel converter. In all topologies, the currents of all the switches are equal to the rated current of the load. However, this is, not true for the voltage. The question is that if $N_{\text {step }}$ voltages are considered for $v_{o}$, which topology uses the switches with the minimum voltage. Suppose that the peak voltage of the switches is represented by:

$$
\begin{equation*}
V_{\text {switch }}=\sum_{j=1}^{k} V_{\text {stage }, j} \tag{41}
\end{equation*}
$$

In the above equation, $V_{\text {stage }, j}$ represents the peak voltage of the switches in stage $j$. Therefore, (41) can be considered as a criterion for the comparison of different topologies from the maximum voltage on the switches [20], [22]. A lower criterion indicates that a smaller voltage is applied at the terminal of the switches in the topology, which is considered an advantage. With reference to Fig. 4, the following equations can be obtained:

The maximum standing voltage on $S_{1,1},\left(V_{S 1,1}\right)$, is as follows:

$$
\begin{equation*}
V_{S 1,1}=V_{1,1}+V_{2,1}+V_{3,1}+\cdots+V_{n, 1} \tag{42}
\end{equation*}
$$

Equation (42) can be simplified as:

$$
\begin{equation*}
V_{S 1,1}=\left(2^{n}-1\right) V_{d c} \tag{43}
\end{equation*}
$$



Fig. 10. Variation of $V_{\text {switch }}$ versus $n$.

The maximum standing voltage on $S_{3,1},\left(V_{S 3,1}\right)$, is as follows:

$$
\begin{equation*}
V_{S 3,1}=V_{2,1}+V_{3,1}+\cdots+V_{n, 1}=V_{S 1,1}-\left(2^{1}-1\right) V_{d c} \tag{44}
\end{equation*}
$$

The maximum standing voltage on $S_{2 n-1,1},\left(V_{S(2 n-1), 1}\right)$ is calculated as follows:

$$
\begin{equation*}
V_{S(2 n-1), 1}=V_{n, 1}=V_{S 1,1}-\left(2^{n-1}-1\right) V_{d c} \tag{45}
\end{equation*}
$$

Finally, the maximum standing voltage on $S_{2 n+1,1}$, $\left(V_{S(2 n+1), 1}\right)$, is obtained as follows:

$$
\begin{equation*}
V_{S(2 n+1), 1}=V_{1,1}+V_{2,1}+V_{3,1}+\cdots+V_{n, 1}=V_{S 1,1} \tag{46}
\end{equation*}
$$

Thus, the maximum standing voltage on the switches in the first stage is calculated as follows:

$$
\begin{align*}
V_{\text {stage }, 1} & =2\left(V_{S 1,1}+V_{S 3,1}+\cdots+V_{S(2 n-1), 1}+V_{S(2 n+1), 1}\right) \\
& =n 2^{n+1} V_{d c} \tag{47}
\end{align*}
$$

Considering (41), the maximum standing voltage on the switches can be obtained as:

$$
\begin{equation*}
V_{\text {switch }}=\left(n 2^{n+1}\right) \times\left(V_{1,1}+V_{1,2}+V_{1,3}+\cdots+V_{1, k}\right) \tag{48}
\end{equation*}
$$

The above equation can be rewritten as:

$$
\begin{equation*}
V_{\text {switch }}=\left(n 2^{n+1}\right) \times\left(1+x+x^{2}+\cdots+x^{k-1}\right) V_{d c} \tag{49}
\end{equation*}
$$

where $x$ is calculated as follows:

$$
\begin{equation*}
x=2^{n+1}-1 \tag{50}
\end{equation*}
$$

Equation (49) can be simplified as:

$$
\begin{equation*}
V_{\text {switch }}=\left(n 2^{n+1}\right) \times\left(\frac{x^{k}-1}{x-1}\right) V_{d c} \tag{51}
\end{equation*}
$$

Considering (33) and (50), the maximum standing voltage on the switches will be:

$$
\begin{equation*}
V_{\text {switch }}=\left(n 2^{n}\right) \frac{\left(2^{n+1}-1\right)^{\left(\frac{\ln N_{s t e p}}{\ln [n(n+1)+1]}\right)}-1}{2^{n}-1} V_{d c} \tag{52}
\end{equation*}
$$

The variation of $V_{\text {switch }}$ is shown in Fig. 10. As illustrated in Fig. 10, the $V_{\text {switch }}$ is minimized for $n=1$. Therefore, the optimal structure from the minimum voltage of the switch point of view consists of series units with one dc voltage source (Fig. 8).


Fig. 11. Optimal structures; (a) considering the minimum used switches; (b) considering the minimum used dc voltage sources and minimum standing voltage of switches.

## V. DESIGN OF A MULTILEVEL CONVERTER BASED ON THE RECOMMENDATIONS IN [1]

The problem is to design a typical 200 V single-phase multilevel converter with minimum of 48 voltage steps. It is clear that more voltage steps will provide a better design. The optimal structures for the topology recommended in [1] were investigated for various objectives. Note that the on-state voltage drops of the switches have been neglected. Based on Section IV, Fig. 11(a) shows the optimal structure for the minimum number of switches. With reference to Fig. 11(a), the number of switches and dc voltage sources are $N_{\text {switch }}=12$ and $N_{\text {capacitor }}=4$, respectively. In this design, the number of voltage steps is 49 . The optimal structure based on the minimum number of dc voltage sources and the minimum standing voltage of the switches has been shown in Fig. 11(b). The number of switches and dc voltage sources are 16 and 4, respectively. In this structure, the number of voltage steps is 81.

It is important to note that the optimal structures have been obtained based on bidirectional switches. The structure shown in Fig. 11(b) can be constructed with unidirectional switches. So, from this point of view, the converters shown in Figs. 11(a) and $11(\mathrm{~b})$ require 24 and 16 IGBTs , respectively. Therefore, the required number of IGBTs in the converter shown in Fig. 11(b) is less than the converter in Fig. 11 (a). It is necessary to note that in both of the converters the number of diodes is equal to the number of IGBTs. Multilevel single-dc-bus units can be constructed with unidirectional switches. Therefore, the topology shown in Fig. 11(b) not only needs the minimum number of dc voltage sources and the minimum standing voltage of switches but also it needs the minimum number of IGBTs and diodes. Each bidirectional switch used needs one gate driver circuit. So, from this point of view, the topologies shown in Figs. 11(a) and 11(b) require 12 and 16 gate driver circuits, respectively.

The standing voltages of the switches in Figs. 11(a) and 11 (b) are 1075.2 V and 800 V , respectively. It is necessary to point out that the structure proposed in Fig. 11(a) provides 49 voltage steps using 12 switches and a standing voltage of 1075.2V, whereas the structure given in Fig. 11(a) produces 81 voltage steps using 16 switches and a standing voltage of 800 V .


Fig. 12. Control block diagram.

## VI. SIMULATION RESULTS

To show the performance of the proposed multilevel converters, the multilevel converter shown in Fig. 11(a) is simulated. PSCAD/EMTDC software has been used for this simulation. In the simulation, the switches are assumed ideal. There are several modulation strategies for multilevel converters [23]-[27]. In this paper, the fundamental frequency switching technique has been used. The benefit of the fundamental frequency switching method is its low switching frequency compared to other control methods [25]. Table II shows the ON switches look-up table for the multilevel converter shown in Fig. 11(a). Note that there are different switching patterns for producing the zero level in each unit, and that only one of them is shown in Table II. Fig. 12 shows a control block diagram of the converter. The main idea in the control strategy is to deliver to the load a voltage that minimizes the error with respect to the reference voltage. It is important to note that the calculation of the optimal switching angles for different goals such as the elimination of selected harmonics and minimizing the total harmonic distortion (THD) is not the objective of this paper.

TABLE II
ON SWITCHES LOOK-UP TABLE FOR MULTILEVEL CONVERTER SHOWN IN FIG. 11(A)

| $\begin{array}{r} v_{r} \\ (8.4 V \end{array}$ | pu] $=1 p u)$ | -24 | $\cdots$ | -1 | 0 | 1 | $\ldots$ | 24 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $S_{1,1}$ | on | $\cdots$ | on | on | off | $\cdots$ | off |
|  | $S_{2,1}$ | off | $\cdots$ | off | on | on | $\cdots$ | on |
|  | $S_{3,1}$ | off | $\cdots$ | off | off | on | $\cdots$ | off |
|  | $S_{4,1}$ | off | $\ldots$ | on | off | off | $\cdots$ | off |
|  | $S_{5,1}$ | off | $\cdots$ | off | off | off | $\cdots$ | on |
|  | $S_{6,1}$ | on | $\cdots$ | off | off | off | $\cdots$ | off |
|  | $S_{1,2}$ | on | $\cdots$ | off | off | off | $\cdots$ | off |
|  | $S_{2,2}$ | off | $\cdots$ | off | off | off | $\cdots$ | on |
|  | $S_{3,2}$ | off | $\cdots$ | off | off | off | $\cdots$ | off |
|  | $S_{4,2}$ | off | $\ldots$ | off | off | off | $\cdots$ | off |
|  | $S_{5,2}$ | off | $\cdots$ | on | on | on | $\cdots$ | on |
|  | $S_{6,2}$ | on | $\ldots$ | on | on | on | $\ldots$ | off |

The first study is for investigating the waveforms of the output and the standing voltage on the switches. For this reason, the converter has been adjusted to produce a 50 Hz , 29-level staircase waveform. A test has been made on the R-L load $(R=100 \Omega$ and $L=55 m H)$. Figs. 13 and 14


Fig. 13. Output voltage.


Fig. 14. Output current.
show the simulation results for the output voltage and current, respectively. The output voltage is a staircase waveform. The amplitudes of the steps are 8.4 V . Therefore, the amplitude of the output voltage is 117.6 V . The amplitude of the output current is 1.16 A . The Fourier series expansion of the (stepped) output voltages waveform of the multilevel converter, as shown in Fig. 13, is made up from a fundamental frequency sine wave and an infinite number of odd harmonics. As can be seen from the waveforms, the output current is almost sinusoidal. Since the load of the converters is almost a low pass filter (R-L), the output currents contain less high order harmonics than the output voltages. For this example, the THDs of the output voltage and current based on the simulation are $1.92 \%$ and $0.57 \%$, respectively. To generate a desired output with the best quality waveform, the number of the voltage steps should be increased.

Fig. 15 shows the output voltage of the different units. Each unit generates a quasi-square waveform with positive, zero and negative values. The overall output voltage of the converter is the sum of the outputs of units.

Fig. 16 shows the standing voltage of the switches in the left side of the multilevel converter. As this figure shows, the switches have the ability to block voltage with both positive and negative polarities. Zero values show the ON state of the switches. With reference to Fig. 16, the maximum standing voltage of the switches $S_{1,1}, S_{3,1}, S_{5,1}, S_{1,2}, S_{3,2}$ and $S_{5,2}$ are $25.2 \mathrm{~V}, 16.8 \mathrm{~V}, 25.2 \mathrm{~V}, 176.4 \mathrm{~V}, 117.6 \mathrm{~V}$ and 176.4 V , respectively. Therefore, the peak voltage of the switches on the left side of this converter is 537.6 V . The peak voltage of the switches on the right side of the converter has the same value. Therefore, the peak voltage of the switches in this converter is 1075.2 V . This result has good agreement with the given theoretical analysis.

## VII. EXPERIMENTAL RESULTS

To examine the performance of the proposed multilevel converter in the generation of different voltage waveforms, a


Fig. 15. Outputs for different units.


Fig. 16. Standing voltage for different switches.
single-phase 49-level multilevel converter prototype is implemented based on the proposed topology shown in Fig. 11(a).

The proposed multilevel converter requires bidirectional switches with the ability to block voltage and conduct current in both directions. As mentioned previously, common emitter anti-parallel IGBTs with a diode pair arrangement have been used in this paper. The IGBTs of the prototype are BUP306D with internal anti-parallel diodes. Fig. 17 shows the isolator and driver circuit of each bidirectional switch. These circuits consist of an opto-isolator, a schmit trigger and a buffer. Each bidirectional switch in the converter requires an isolated driver circuit. The isolation can be provided using either pulse transformers or opto-isolators. Opto-isolators can work in a wide range of input signal pulse widths, but a separate isolated power supply is required for each switching device.

The converter is fed by independent dc voltage sources with a variable output voltage to adjust the applied input voltages to the converter. For synthesizing dc voltage sources with high magnitudes, multiple small dc voltage sources have been used


Fig. 17. Gate driver circuit of bi-directional switch.


Fig. 18. Experimental set-up of the 49-level converter.
in series. It is important to note that designing the required dc voltage sources by different available methods such as isolated transformers and rectifiers (as shown in Fig. 3) is not the objective of this paper.

The ON switches look-up table shown in Table II has been used in the implemented multilevel converter. The states of the ON/OFF switches in different output levels are saved in the memory of the microcontroller. The main idea of the control strategy is to deliver a voltage to the load that minimizes the error with respect to the desired reference voltage. Considering the amplitude of the instantaneous desired reference voltage, the microcontroller sends the commands for the ON/OFF states switches based on Table II to the gate driver circuits of the switches. The 89C52 microcontroller by ATMEL Company has been used to generate the switching patterns. Fig. 18 shows the hardware of the implemented set-up.

The first experimental study is for showing the capability of the proposed multilevel converter in the generation of different voltage waveforms. It is assumed that the three time intervals and the related equations of the output voltage waveforms, which should be generated by the proposed multilevel converter, are as follows:
$v_{o}(t)= \begin{cases}120 \cos (100 \pi t) & 0 \leq t<20 \mathrm{~ms} \\ 80 \sin (100 \pi t) & 20 \leq<40 \mathrm{~ms} \\ 170 \sin (100 \pi t)+60 \sin (300 \pi t) & 40 \leq<60 \mathrm{~ms}\end{cases}$
Fig. 19 shows the experimental and simulation output voltage waveforms. As can be seen, the results verify the ability of proposed converter in the generation of the desired voltage waveforms. The experimental results show good agreement with simulation results.

The second study was for investigating the waveform of the output current and an evaluation of the efficiency of the converter. For this reason, the converter has been adjusted to produce a 50 Hz , 29-level staircase waveform. A test has been made on the R-L load ( $R=100 \Omega$ and $L=55 m H$ ). Fig. 20 shows the experimental output current. The experimental


Fig. 19. Output voltage; (a) experimental result (by 100:1 probe); (b) Simulation result.


Fig. 20. Experimental output current (by $1: 1$ probe).
results correspond very well with the simulation results seen in Fig. 14.

For calculating the efficiency of the converter $(\eta)$ based on measurements, it is necessary to measure the total input ( $P_{\text {in,total }}$ ) and output $\left(P_{o}\right)$ powers. Then, the efficiency can be easily calculated by the following equation:

$$
\begin{equation*}
\eta=\frac{P_{o}}{P_{i n, t o t a l}} \tag{53}
\end{equation*}
$$

The total input power is the sum of the output power of the dc voltage sources. Table III summarizes the values of the different powers and the efficiency of the converter. The efficiency of the converter depends on the applied control method. As mentioned previously, the fundamental frequency control method has been used in this paper. As a result, the converter has high efficiency.

TABLE III
VALUES OF DIFFERENT POWERS AND EFFICIENCY OF THE CONVERTER

| Input powers to the converter |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| By | By | By | By | Output | Efficiency |
| 8.4 V | 16.8 V | 58.8 V | 117.6 V | power |  |
| source | source | source | source |  |  |
| $1.8 W$ | $3.9 W$ | $18.7 W$ | $38.2 W$ | $67.8 W$ | $\% 92.33$ |

## VIII. CONCLUSIONS

In this paper, two new algorithms for the determination of the magnitudes of dc voltage sources have been proposed for the topology recommended in [1]. These algorithms can provide all steps (odd and even). It was shown that the structure consisting of units with two dc voltage sources is the best case to keep the minimum number of switches for a certain number of voltage steps. In addition, it was proven that the topology, consisting of units with one dc voltage source, is the optimal structure for minimizing the standing voltage on the switches, and that it minimizes the number of dc voltage sources.

## REFERENCES

[1] E. Babaei, S. H. Hosseini, G. B. Gharehpetian, M. Tarafdar Haque and M. Sabahi, "Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology," Elsevier Journal of Electric Power System Research, Vol. 77, No. 8, pp. 10731085, Jun. 2007.
[2] R. H. Baker and L. H. Bannister, "Electric power converter," U.S. Patent, 3867 643, Feb. 1975.
[3] R. H. Baker, "High-voltage converter circuit," U.S. Patent, 04203 151, May 1980.
[4] S. Khomfoi and L. M. Tolbert, Multilevel power converters, Power electronics handbook, Elsevier, ISBN 978-0-12-088479-7, 2nd edn., Chapter 17, pp. 451-482, 2007.
[5] A. Nabae, I. Takahashi and H. Akagi, "A new neutral-point clamped PWM inverter," in Proceeding of IAS, pp. 761-766, 1980.
[6] T. A. Meynard and H. Foch, "Multi-level conversion: high voltage choppers and voltage source inverters," in Proceeding of PESC, Vol. 1, pp. 397-403, 1992.
[7] S. Ogasawara, J. Takagali, H. Akagi and A. Nabae, "A novel control scheme of a parallel current-controlled PWM inverter," IEEE Trans. Ind. Appl., Vol. 28, No. 5, pp. 1023-1030, Sep./Oct. 1992.
[8] F. Ueda, M. Asao and K. Tsuboi, "Parallel-connections of pulsewidth modulated inverters using current sharing reactors," IEEE Trans. Power Electron., Nol. 10, No. 6, pp. 673-679, Nov. 1995.
[9] M. R. Baiju, K. Gopakumar, K. K. Mohapatra, V. T. Somasekhar and L. Umannand, "A high resolution multilevel voltage space phasor generation for an open-end winding induction motor drive," European Power Electronics and Drive Journal, Vol. 13, No. 4, pp. 29-37, Sep./Oct./Nov. 2003.
[10] H. Stemmler and P. Guggenbach, "Configurations of high-power voltage source inverters drives," in Proceeding of European Conference on Power Electronics and Applications, Vol. 5, pp. 7-14, 1993.
[11] K. A. Corzine, M. W. Wielebski, F. Z. Peng and J. Wang, "Control of cascaded multi-level inverters," IEEE Trans. Power Electron., Vol. 19, No. 3, pp. 732-738, May 2004.
[12] C. Rech and J. R. Pinheiro, "Hybrid multilevel converters: Unified analysis and design considerations," IEEE Trans. Ind. Electron., Vol. 54, No. 2, pp. 1092-1104, Apr. 2007.
[13] J. Rodriguez, J. Lai and F. Z. Peng, "Multilevel inverters: a survey of topologies, controls, and applications," IEEE Trans. Ind. Electron., Vol. 49, No. 4, pp. 724-738, Aug. 2002.
[14] M. Manjrekar, P. K. Steimer and T. Lipo, "Hybrid multilevel power conversion system: a competitive solution for high-power applications," IEEE Trans. Ind. Appl., Vol. 36, No. 3, pp. 834-841, May/Jun. 2000.
[15] Z. Du, L. M. Tolbert, J. N. Chiasson and B. Ozpineci, "A cascade multilevel inverter using a single dc power source," in Proceeding of APEC, pp. 426-430, 2006.
[16] R. Teichmann, K. O. Brian and S. Bernet, "Comparison of multilevel ARCP topologies," in Proceeding of Int. Power Electronics Conf., pp. 2035-2040, 2000.
[17] B. M. Song and J. S. Lai, "A multilevel soft-switching inverter with inductor coupling," IEEE Trans. Ind. Appl., Vol. 37, pp. 628-636, Mar./Apr. 2001.
[18] E. Babaei, M. Tarafdar Haque and S. H. Hosseini, "A novel structure for multilevel converters," in Proceeding of Eighth International Conference on Electrical Machines and Systems, Vol. 2, pp. 1278-1283, 2005.
[19] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., Vol. 54, No. 6, pp. 2930-2945, Dec. 2007.
[20] E. Babaei, "A cascade multilevel converter topology with reduced number of switches," IEEE Trans. Power Electron., Vol. 23, No. 6, pp. 2657-2664, Nov. 2008.
[21] C. Klumpner and F. Blaabjerg, "Using reverse blocking IGBTs in power converters for adjustable speed drives," IEEE Trans. Ind. Appl., Vol. 42, No. 3, pp. 807-816, May/Jun. 2006.
[22] J. Faiz and B. Siahkolah, "New solid-state onload tap-changers topology for distribution transformers," IEEE Trans. Power Del., Vol. 18, No. 1, pp. 136-141, Jan. 2003.
[23] M. G. Hosseini Aghdam, S. H. Fathi, G. B. Gharehpetian, "A novel switching algorithm to balance conduction losses in power semiconductor devices of full-bridge inverters," European Transactions on Electrical Power, Vol. 18, No. 7, pp. 694-708, Oct. 2008.
[24] S. Lu, K. A. Corzine and T. K. Fikse, "Advanced control of cascaded multilevel drives based on P-Q theory," in Proceeding of EMDC, pp. 1415-1422, 2005.
[25] Z. Du, L. M. Tolbert and J. N. Chiasson, "Active harmonic elimination for multilevel converters," IEEE Trans. Power. Electron., Vol. 21, No. 2, pp. 459-469, Mar. 2006.
[26] S. Tuncer and Y. Tatar, "A new approach for selecting the switching states of SVPWM algorithm in multilevel inverter," European Transactions on Electrical Power, Vol. 17, No. 1, pp. 81-85, Jan./Feb. 2007.
[27] O. Lopez, J. Alvarez, J. Doval-Gandoy and F. D. Freijedo, "Multilevel multiphase space vector PWM algorithm," IEEE Trans. Ind. Electron., Vol. 55, No. 5, pp. 1933-1942, May 2008.


Ebrahim Babaei was born in Ahar, Iran in 1970. He received his B.S. in Electronics Engineering and his M.S. in Electrical Engineering from the Department of Engineering, University of Tabriz, Tabriz, Iran in 1992 and 2001, respectively, graduating with First Class Honors. He received his Ph.D. in Electrical Engineering from the Department of Electrical and Computer Engineering, University of Tabriz, Iran, in 2007. In 2004 he joined the Faculty of Electrical and Computer Engineering, University of Tabriz. He has held the position of Assistant Professor since 2007. His major fields of interest include the analysis and control of power electronic converters, matrix converters and multilevel converters, FACTS devices and power system dynamics.


[^0]:    Manuscript received May 4, 2009; revised Mar. 9, 2010
    $\dagger$ Corresponding Author: e-babaei@tabrizu.ac.ir
    Tel: +98-411-3300819, Fax: +98-411-3300819, Univ. of Tabriz
    Faculty of Electrical and Computer Engineering, University of Tabriz, Iran

